index
:
riscv-gnu-toolchain/qemu.git
block
master
stable-0.10
stable-0.11
stable-0.12
stable-0.13
stable-0.14
stable-0.15
stable-1.0
stable-1.1
stable-1.2
stable-1.3
stable-1.4
stable-1.5
stable-1.6
stable-1.7
stable-2.0
stable-2.1
stable-2.10
stable-2.11
stable-2.12
stable-2.2
stable-2.3
stable-2.4
stable-2.5
stable-2.6
stable-2.7
stable-2.8
stable-2.9
stable-3.0
stable-3.1
stable-4.0
stable-4.1
stable-4.2
stable-5.0
stable-6.0
stable-6.1
stable-7.2
stable-8.0
stable-8.1
stable-8.2
stable-9.0
stable-9.1
stable-9.2
staging
staging-7.2
staging-8.0
staging-8.1
staging-8.2
staging-9.0
staging-9.1
staging-9.2
Unnamed repository; edit this file 'description' to name the repository.
root
about
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
target-arm
Age
Commit message (
Expand
)
Author
Files
Lines
2014-03-13
cpu: Move exception_index field from CPU_COMMON to CPUState
Andreas Färber
2
-20
/
+25
2014-03-13
cpu: Turn cpu_handle_mmu_fault() into a CPUClass hook
Andreas Färber
4
-9
/
+16
2014-03-13
cpu: Factor out cpu_generic_init()
Andreas Färber
1
-13
/
+1
2014-03-13
cpu: Turn cpu_has_work() into a CPUClass hook
Andreas Färber
2
-6
/
+7
2014-03-13
target-arm: Clean up ENV_GET_CPU() usage
Andreas Färber
1
-5
/
+7
2014-03-10
target-arm: Implement WFE as a yield operation
Peter Maydell
4
-0
/
+18
2014-03-10
target-arm: Fix intptr_t vs tcg_target_long
Richard Henderson
1
-1
/
+1
2014-03-10
target-arm: Implements the ARM PMCCNTR register
Alistair Francis
2
-4
/
+89
2014-03-10
target-arm: Fix incorrect setting of E bit in CPSR
Peter Maydell
1
-1
/
+1
2014-02-26
target-arm: Add support for AArch32 ARMv8 CRC32 instructions
Will Newton
5
-0
/
+100
2014-02-26
target-arm: Add utility function for checking AA32/64 state of an EL
Peter Maydell
1
-0
/
+16
2014-02-26
target-arm: Implement AArch64 view of CPACR
Peter Maydell
2
-2
/
+3
2014-02-26
target-arm: A64: Implement MSR (immediate) instructions
Peter Maydell
3
-1
/
+51
2014-02-26
target-arm: Store AIF bits in env->pstate for AArch32
Peter Maydell
3
-19
/
+30
2014-02-26
target-arm: A64: Implement WFI
Peter Maydell
1
-1
/
+4
2014-02-26
target-arm: Get MMU index information correct for A64 code
Peter Maydell
2
-4
/
+9
2014-02-26
target-arm: Implement AArch64 OSLAR_EL1 sysreg as WI
Peter Maydell
1
-0
/
+4
2014-02-26
target-arm: Implement AArch64 dummy breakpoint and watchpoint registers
Peter Maydell
2
-0
/
+36
2014-02-26
target-arm: Implement AArch64 ID and feature registers
Peter Maydell
2
-0
/
+55
2014-02-26
target-arm: Implement AArch64 generic timers
Peter Maydell
2
-14
/
+75
2014-02-26
target-arm: Implement AArch64 MPIDR
Peter Maydell
1
-2
/
+4
2014-02-26
target-arm: Implement AArch64 TTBR*
Peter Maydell
2
-63
/
+32
2014-02-26
target-arm: Implement AArch64 VBAR_EL1
Peter Maydell
2
-2
/
+9
2014-02-26
target-arm: Implement AArch64 TCR_EL1
Peter Maydell
2
-4
/
+17
2014-02-26
target-arm: Implement AArch64 SCTLR_EL1
Peter Maydell
2
-2
/
+3
2014-02-26
target-arm: Implement AArch64 memory attribute registers
Peter Maydell
2
-1
/
+26
2014-02-26
target-arm: Implement AArch64 dummy MDSCR_EL1
Peter Maydell
1
-0
/
+6
2014-02-26
target-arm: Implement AArch64 TLB invalidate ops
Peter Maydell
1
-0
/
+73
2014-02-26
target-arm: Implement AArch64 cache invalidate/clean ops
Peter Maydell
2
-2
/
+49
2014-02-26
target-arm: Implement AArch64 MIDR_EL1
Peter Maydell
1
-0
/
+3
2014-02-26
target-arm: Implement AArch64 CurrentEL sysreg
Peter Maydell
3
-1
/
+12
2014-02-26
target-arm: A64: Make cache ID registers visible to AArch64
Peter Maydell
4
-11
/
+25
2014-02-26
target-arm: Fix raw read and write functions on AArch64 registers
Peter Maydell
3
-3
/
+15
2014-02-26
arm: vgic device control api support
Christoffer Dall
2
-13
/
+59
2014-02-26
target-arm: Load correct access bits from ARMv5 level 2 page table descriptors
Peter Maydell
1
-1
/
+1
2014-02-26
target-arm: Fix incorrect arithmetic constructing short-form PAR for ATS ops
Peter Maydell
1
-2
/
+2
2014-02-20
target-arm: A64: Implement unprivileged load/store
Peter Maydell
1
-32
/
+37
2014-02-20
target-arm: A64: Implement narrowing three-reg-diff operations
Peter Maydell
1
-1
/
+59
2014-02-20
target-arm: A64: Implement the wide 3-reg-different operations
Peter Maydell
1
-1
/
+40
2014-02-20
target-arm: A64: Add most remaining three-reg-diff widening ops
Peter Maydell
1
-21
/
+88
2014-02-20
target-arm: A64: Add opcode comments to disas_simd_three_reg_diff
Peter Maydell
1
-11
/
+11
2014-02-20
target-arm: A64: Implement store-exclusive for system mode
Peter Maydell
1
-6
/
+62
2014-02-20
target-arm: Fix incorrect type for value argument to write_raw_cp_reg
Peter Maydell
1
-1
/
+1
2014-02-20
target-arm: Remove failure status return from read/write_raw_cp_reg
Peter Maydell
1
-24
/
+12
2014-02-20
target-arm: Remove unnecessary code now read/write fns can't fail
Peter Maydell
2
-6
/
+0
2014-02-20
target-arm: Drop success/fail return from cpreg read and write functions
Peter Maydell
4
-208
/
+137
2014-02-20
target-arm: Convert miscellaneous reginfo structs to accessfn
Peter Maydell
1
-25
/
+19
2014-02-20
target-arm: Convert generic timer reginfo to accessfn
Peter Maydell
1
-56
/
+66
2014-02-20
target-arm: Convert performance monitor reginfo to accessfn
Peter Maydell
1
-42
/
+28
2014-02-20
target-arm: Split cpreg access checks out from read/write functions
Peter Maydell
5
-4
/
+66
[next]