aboutsummaryrefslogtreecommitdiff
path: root/target-arm/translate.c
AgeCommit message (Expand)AuthorFilesLines
2010-12-07target-arm: Fix mixup in decoding of saturating add and subJohan Bengtsson1-2/+2
2010-12-07target-arm: Add support for PKHxx in thumb2Johan Bengtsson1-18/+45
2010-10-30target-xxx: Use fprintf_function (format checking)Stefan Weil1-2/+1
2010-07-01target-arm : fix thumb2 parallel add/sub opcode decodingChih-Min Chao1-2/+2
2010-06-11NEON vldN optimizationPaul Brook1-2/+4
2010-04-25arm: remove dead assignments, spotted by clang analyzerBlue Swirl1-1/+0
2010-04-08target-arm: fix neon vmon/vmvn with modified immediateJuha Riihimäki1-1/+1
2010-04-08target-arm: resource leak fixes for iwmmxt disassembleLars Munch1-0/+2
2010-03-23target-arm: Fix handling of AL condition in IT instructionJohan Bengtsson1-3/+5
2010-03-13target-arm: make RFE usable with any registerAdam Lackorzynski1-1/+1
2010-03-06target-arm: Fix missing 'return' in SRS handling.Adam Lackorzynski1-0/+1
2010-02-28target-arm: neon vshll instruction fixJuha Riihimäki1-0/+1
2010-02-28target-arm: neon - fix VRADDHN/VRSUBHN vs VADDHN/VSUBHNRiku Voipio1-2/+2
2010-02-23ARM CP15 tls fixPaul Brook1-9/+7
2010-02-19target-arm: implement Thumb-2 exception returnRabin Vincent1-2/+10
2010-02-19target-arm: fix thumb CPSRabin Vincent1-1/+1
2010-02-06target-arm: refactor cp15.c13 register accessRiku Voipio1-0/+55
2009-12-24target-arm: fix strexdAurelien Jarno1-1/+1
2009-11-22ARM atomic ops rewritePaul Brook1-85/+165
2009-11-19ARM FP16 supportPaul Brook1-0/+85
2009-10-27target-arm: use native tcg-ops for ror/bic/vornAurelien Jarno1-38/+14
2009-10-27target-arm: fix neon vsri, vshl and vsli opsJuha Riihimäki1-14/+18
2009-10-27target-arm: allow modifying vfp fpexc en bit onlyJuha Riihimäki1-0/+3
2009-10-27target-arm: add support for neon vld1.64/vst1.64 instructionsJuha Riihimäki1-52/+81
2009-10-27target-arm: fix neon vshrn/vrshrn opsJuha Riihimäki1-9/+3
2009-10-26target-arm: fix incorrect temporary variable freeingJuha Riihimäki1-2/+2
2009-10-23target-arm: optimize thumb 32-bit multiplyJuha.Riihimaki@nokia.com1-17/+1
2009-10-23target-arm: cleanup internal resource leaksJuha Riihimäki1-27/+89
2009-10-18target-arm: fix bugs introduced by 1b2b1e547bd912b7d3c4863d0a0f75f6f38330edAurelien Jarno1-5/+7
2009-10-18target-arm: fix bugs introduced by 3174f8e91fecf8756e861d1febb049f3c619a2c7Aurelien Jarno1-3/+3
2009-10-17target-arm: remove cpu_T for ARM once and for allFilip Navara1-26/+0
2009-10-17target-arm: convert VFP not to use cpu_TFilip Navara1-28/+22
2009-10-17target-arm: convert disas_iwmmxt_insn not to use cpu_TFilip Navara1-252/+219
2009-10-17target-arm: convert disas_dsp_insn not use cpu_TFilip Navara1-39/+20
2009-10-17target-arm: convert disas_neon_ls_insn not to use cpu_TFilip Navara1-33/+34
2009-10-17target-arm: convert disas_neon_data_insn and helpers not to use cpu_TFilip Navara1-296/+271
2009-10-17target-arm: convert rest of disas_arm_insn / disas_thumb2_insn not to use cpu_TFilip Navara1-41/+56
2009-10-17target-arm: replace thumb usage of cpu_T registers by proper register allocat...Filip Navara1-129/+139
2009-10-17target-arm: fix TANDC and TORC instructionsFilip Navara1-0/+2
2009-10-17target-arm: convert NEON VZIP/VUZP/VTRN helper functions to pure TCGFilip Navara1-9/+142
2009-10-17target-arm: convert gen_lookup_tb not to use cpu_TFilip Navara1-2/+1
2009-10-17target-arm: get rid of gen_set_psr_T0 and replace it by gen_set_psr/gen_set_p...Filip Navara1-20/+24
2009-10-17target-arm: fix SRS/RFE instructionsFilip Navara1-15/+16
2009-10-17target-arm: remove unused gen_movl_T2_reg functionFilip Navara1-5/+0
2009-10-17target-arm: remove useless line that sets register that is never used againFilip Navara1-1/+0
2009-10-17target-arm: get rid of temporary variable cacheFilip Navara1-28/+3
2009-10-17target-arm: use tcg_global_mem_new_i32 to allocate registersFilip Navara1-17/+23
2009-09-12Fix sys-queue.h conflict for goodBlue Swirl1-2/+2
2009-07-16Update to a hopefully more future proof FSF addressBlue Swirl1-2/+1
2009-06-24Remove unused gen_bx_T0 function.Filip Navara1-8/+0
generated by cgit v1.1 at 2024-11-03 00:25:08 +0000