index
:
riscv-gnu-toolchain/qemu.git
block
master
stable-0.10
stable-0.11
stable-0.12
stable-0.13
stable-0.14
stable-0.15
stable-1.0
stable-1.1
stable-1.2
stable-1.3
stable-1.4
stable-1.5
stable-1.6
stable-1.7
stable-2.0
stable-2.1
stable-2.10
stable-2.11
stable-2.12
stable-2.2
stable-2.3
stable-2.4
stable-2.5
stable-2.6
stable-2.7
stable-2.8
stable-2.9
stable-3.0
stable-3.1
stable-4.0
stable-4.1
stable-4.2
stable-5.0
stable-6.0
stable-6.1
stable-7.2
stable-8.0
stable-8.1
stable-8.2
stable-9.0
stable-9.1
stable-9.2
staging
staging-7.2
staging-8.0
staging-8.1
staging-8.2
staging-9.0
staging-9.1
staging-9.2
Unnamed repository; edit this file 'description' to name the repository.
root
about
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
target-arm
/
op_helper.c
Age
Commit message (
Expand
)
Author
Files
Lines
2016-05-12
target-arm: Split data abort syndrome generator
Peter Maydell
1
-2
/
+4
2016-03-16
target-arm: Implement MRS (banked) and MSR (banked) instructions
Peter Maydell
1
-0
/
+120
2016-03-04
target-arm: implement setend
Paolo Bonzini
1
-0
/
+5
2016-02-26
target-arm: Raw CPSR writes should skip checks and bank switching
Peter Maydell
1
-1
/
+4
2016-02-26
target-arm: Add write_type argument to cpsr_write()
Peter Maydell
1
-3
/
+3
2016-02-26
target-arm: Give CPSR setting on 32-bit exception return its own helper
Peter Maydell
1
-0
/
+6
2016-02-18
target-arm: UNDEF in the UNPREDICTABLE SRS-from-System case
Peter Maydell
1
-0
/
+8
2016-02-18
target-arm: Combine user-only and softmmu get/set_r13_banked()
Peter Maydell
1
-19
/
+0
2016-02-18
target-arm: Move get/set_r13_banked() to op_helper.c
Peter Maydell
1
-0
/
+37
2016-02-18
target-arm: Report correct syndrome for FPEXC32_EL2 traps
Peter Maydell
1
-0
/
+13
2016-02-18
target-arm: Fix handling of SCR.SMD
Peter Maydell
1
-5
/
+7
2016-02-11
target-arm: Implement checking of fired watchpoint
Sergey Fedorov
1
-14
/
+21
2016-02-11
target-arm: Add isread parameter to CPAccessFns
Peter Maydell
1
-2
/
+3
2016-01-21
target-arm: ignore ELR_ELx[1] for exception return to 32-bit ARM mode
Peter Maydell
1
-1
/
+5
2016-01-21
target-arm: Implement remaining illegal return event checks
Peter Maydell
1
-0
/
+10
2016-01-21
target-arm: Handle exception return from AArch64 to non-EL0 AArch32
Peter Maydell
1
-21
/
+59
2016-01-18
target-arm: Clean up includes
Peter Maydell
1
-0
/
+1
2016-01-15
target-arm: Use the right MMU index in arm_regime_using_lpae_format
Alvise Rigo
1
-1
/
+1
2015-12-17
target-arm: raise exception on misaligned LDREX operands
Andrew Baumann
1
-1
/
+39
2015-11-10
target-arm: Fix gdb singlestep handling in arm_debug_excp_handler()
Sergey Fedorov
1
-1
/
+7
2015-11-03
target-arm: Add and use symbolic names for register banks
Soren Brinkmann
1
-4
/
+4
2015-10-27
target-arm: Add support for S1 + S2 MMU translations
Edgar E. Iglesias
1
-0
/
+1
2015-10-27
target-arm: Route S2 MMU faults to EL2
Edgar E. Iglesias
1
-2
/
+8
2015-10-27
target-arm: Add S2 translation to 64bit S1 PTWs
Edgar E. Iglesias
1
-2
/
+2
2015-10-27
target-arm: Add ARMMMUFaultInfo
Edgar E. Iglesias
1
-1
/
+2
2015-10-16
target-arm: Fix CPU breakpoint handling
Sergey Fedorov
1
-11
/
+18
2015-10-16
target-arm: Fix GDB breakpoint handling
Sergey Fedorov
1
-0
/
+6
2015-08-25
target-arm: Add CP_ACCESS_TRAP_UNCATEGORIZED_EL2, 3
Peter Maydell
1
-0
/
+8
2015-07-06
target-arm: Split DISAS_YIELD from DISAS_WFE
Peter Maydell
1
-3
/
+15
2015-06-15
arm: Refactor get_phys_addr FSR return mechanism
Peter Crosthwaite
1
-5
/
+6
2015-06-02
target-arm: Correct check for non-EL3
Edgar E. Iglesias
1
-1
/
+1
2015-05-29
target-arm: Add WFx instruction trap support
Greg Bellows
1
-1
/
+59
2015-05-29
target-arm: Don't halt on WFI unless we don't have any work
Peter Maydell
1
-0
/
+7
2015-05-29
target-arm: Allow cp access functions to indicate traps to EL2 or EL3
Peter Maydell
1
-1
/
+14
2015-05-29
target-arm: Make raise_exception() take syndrome and target EL
Peter Maydell
1
-40
/
+28
2015-05-29
target-arm: Set exception target EL in tlb_fill
Peter Maydell
1
-0
/
+1
2015-05-29
target-arm: Move setting of exception info into tlb_fill
Peter Maydell
1
-2
/
+25
2015-05-29
target-arm: Set correct syndrome for faults on MSR DAIF*, imm
Peter Maydell
1
-0
/
+3
2015-05-29
target-arm: Extend helpers to route exceptions
Greg Bellows
1
-0
/
+21
2015-05-29
target-arm: Add exception target el infrastructure
Greg Bellows
1
-1
/
+2
2015-04-26
target-arm: Check watchpoints against CPU security state
Peter Maydell
1
-2
/
+4
2015-04-26
target-arm: Use attribute info to handle user-only watchpoints
Peter Maydell
1
-11
/
+12
2015-02-13
target-arm: Add 32/64-bit register sync
Greg Bellows
1
-4
/
+2
2014-12-11
target-arm: make c13 cp regs banked (FCSEIDR, ...)
Fabian Aggeler
1
-1
/
+1
2014-12-11
target-arm: add SCTLR_EL3 and make SCTLR banked
Fabian Aggeler
1
-1
/
+1
2014-10-24
target-arm: A32: Emulate the SMC instruction
Fabian Aggeler
1
-2
/
+1
2014-10-24
target-arm: rename arm_current_pl to arm_current_el
Greg Bellows
1
-8
/
+8
2014-10-24
target-arm: add emulation of PSCI calls for system emulation
Rob Herring
1
-0
/
+16
2014-10-24
target-arm: Handle SMC/HVC undef-if-no-ELx in pre_* helpers
Peter Maydell
1
-7
/
+10
2014-09-29
target-arm: A64: Emulate the SMC insn
Edgar E. Iglesias
1
-0
/
+26
[next]