aboutsummaryrefslogtreecommitdiff
path: root/target-arm/machine.c
AgeCommit message (Expand)AuthorFilesLines
2016-05-19qemu-common: push cpu.h inclusion out of qemu-common.hPaolo Bonzini1-0/+2
2016-05-19hw: move CPU state serialization to migration/cpu.hPaolo Bonzini1-0/+1
2016-02-26target-arm: Raw CPSR writes should skip checks and bank switchingPeter Maydell1-2/+0
2016-02-26target-arm: Add write_type argument to cpsr_write()Peter Maydell1-1/+1
2016-01-18target-arm: Clean up includesPeter Maydell1-0/+1
2016-01-13error: Strip trailing '\n' from error string arguments (again)Markus Armbruster1-2/+2
2015-09-24hw/intc: Initial implementation of vGICv3Pavel Fedin1-0/+18
2015-07-21target-arm: kvm: Differentiate registers based on write-back levelsChristoffer Dall1-1/+1
2015-06-19target-arm: Add registers for PMSAv7Peter Crosthwaite1-0/+34
2015-06-12migration: Use normal VMStateDescriptions for SubsectionsJuan Quintela1-16/+10
2015-01-26vmstate: accept QEMUTimer in VMSTATE_TIMER*, add VMSTATE_TIMER_PTR*Paolo Bonzini1-2/+2
2014-12-11target-arm: Support save/load for 64 bit CPUsPeter Maydell1-3/+19
2014-10-24target-arm: increase arrays of registers R13 & R14Fabian Aggeler1-2/+2
2014-10-24target-arm: add powered off cpu stateRob Herring1-2/+3
2014-09-29target-arm: Implement setting guest breakpointsPeter Maydell1-0/+1
2014-09-12target-arm: Implement setting of watchpointsPeter Maydell1-0/+3
2014-05-27target-arm: Add SPSR entries for EL2/HYP and EL3/MONEdgar E. Iglesias1-3/+3
2014-05-27target-arm: A64: Add ELR entries for EL2 and 3Edgar E. Iglesias1-3/+3
2014-05-27target-arm: A64: Add SP entries for EL2 and 3Edgar E. Iglesias1-3/+3
2014-05-27target-arm: Make elr_el1 an arrayEdgar E. Iglesias1-1/+1
2014-05-13savevm: Remove all the unneeded version_minimum_id_old (arm)Juan Quintela1-5/+0
2014-05-05vmstate: s/VMSTATE_INT32_LE/VMSTATE_INT32_POSITIVE_LE/Michael S. Tsirkin1-1/+1
2014-04-17target-arm: Implement AArch64 SPSR_EL1Peter Maydell1-4/+4
2014-04-17target-arm: Implement SP_EL0, SP_EL1Peter Maydell1-3/+4
2014-04-17target-arm: Add AArch64 ELR_EL1 register.Peter Maydell1-3/+4
2014-04-17target-arm: Define exception record for AArch64 exceptionsPeter Maydell1-0/+3
2014-03-27target-arm: Add missing 'static' attributeStefan Weil1-1/+1
2014-01-08target-arm: Widen exclusive-access support struct fields to 64 bitsPeter Maydell1-6/+6
2013-09-10target-arm: Prepare translation for AArch64 codeAlexander Graf1-4/+4
2013-08-20target-arm: Implement the generic timerPeter Maydell1-3/+5
2013-06-25target-arm: Initialize cpreg list from KVM when using KVMPeter Maydell1-5/+25
2013-06-25target-arm: Convert TCG to using (index,value) list for cp migrationPeter Maydell1-47/+67
2013-04-19target-arm: Correctly restore FPSCRPeter Maydell1-7/+41
2013-04-19target-arm: Add some missing CPU state fields to VMStatePeter Maydell1-3/+10
2013-04-19target-arm: port ARM CPU save/load to use VMStateJuan Quintela1-213/+174
2012-07-12target-arm: Add 64 bit PAR, TTBR0, TTBR1 for LPAEPeter Maydell1-0/+6
2012-07-12target-arm: Extend feature flags to 64 bitsPeter Maydell1-2/+2
2012-06-20target-arm: Remove c0_cachetype CPUARMState fieldPeter Maydell1-2/+0
2012-01-13arm: Add dummy support for co-processor 15's secure config registerRob Herring1-0/+2
2012-01-05arm: add dummy A9-specific cp15 registersMark Langsdorf1-0/+6
2011-10-19target-arm/machine.c: Restore VFP registers correctlyDmitry Koshelev1-1/+1
2011-06-22target-arm: Minimal implementation of performance countersPeter Maydell1-0/+12
2011-03-06target-arm: Implement cp15 VA->PA translationAdam Lackorzynski1-0/+2
2009-07-31Save/restore ARMv6 MMU statePaul Brook1-1/+21
2009-05-21Convert machine registration to use module init functionsAnthony Liguori1-25/+0
2009-05-14Syborg (Symbian Virtual Platform) boardPaul Brook1-0/+1
2008-12-15ARM: basic SX1-cellphone sysemu support (Jean-Christophe PLAGNIOL-VILLARD).balrog1-0/+2
2008-12-13Remove unnecessary trailing newlinesblueswir11-2/+0
2008-06-30Move CPU save/load registration to common code.pbrook1-1/+1
2008-06-02Provide basic emulation for Sharp SL-6000 PDA (Tosa), Dmitry Baryshkov.balrog1-0/+1
generated by cgit v1.1 at 2024-12-29 17:59:21 +0000