index
:
riscv-gnu-toolchain/qemu.git
block
master
stable-0.10
stable-0.11
stable-0.12
stable-0.13
stable-0.14
stable-0.15
stable-1.0
stable-1.1
stable-1.2
stable-1.3
stable-1.4
stable-1.5
stable-1.6
stable-1.7
stable-2.0
stable-2.1
stable-2.10
stable-2.11
stable-2.12
stable-2.2
stable-2.3
stable-2.4
stable-2.5
stable-2.6
stable-2.7
stable-2.8
stable-2.9
stable-3.0
stable-3.1
stable-4.0
stable-4.1
stable-4.2
stable-5.0
stable-6.0
stable-6.1
stable-7.2
stable-8.0
stable-8.1
stable-8.2
stable-9.0
stable-9.1
stable-9.2
staging
staging-7.2
staging-8.0
staging-8.1
staging-8.2
staging-9.0
staging-9.1
staging-9.2
Unnamed repository; edit this file 'description' to name the repository.
root
about
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
target-arm
/
helper.c
Age
Commit message (
Expand
)
Author
Files
Lines
2015-06-15
arm: helper: rename get_phys_addr_mpu
Peter Crosthwaite
1
-5
/
+5
2015-06-15
arm: Implement uniprocessor with MP config
Peter Crosthwaite
1
-2
/
+4
2015-06-15
arm: Refactor get_phys_addr FSR return mechanism
Peter Crosthwaite
1
-58
/
+70
2015-06-15
arm: helper: Factor out CP regs common to [pv]msa
Peter Crosthwaite
1
-9
/
+14
2015-06-15
arm: Don't add v7mp registers in MPU systems
Peter Crosthwaite
1
-1
/
+2
2015-06-15
arm: Do not define TLBTR in PMSA systems
Peter Crosthwaite
1
-3
/
+10
2015-06-15
target-arm: Use the kernel's idea of MPIDR if we're using KVM
Pavel Fedin
1
-6
/
+3
2015-06-15
target-arm: add AArch32 MIDR aliases in ARMv8
Sergey Fedorov
1
-3
/
+7
2015-06-15
target-arm: Fix REVIDR reset value
Sergey Fedorov
1
-3
/
+2
2015-06-15
target-arm: use extended address bits from supersection short descriptor
Sergey Fedorov
1
-0
/
+2
2015-06-15
target-arm: Handle "extended small page" descriptors correctly
Peter Maydell
1
-4
/
+9
2015-06-02
target-arm: Remove v8_ prefix from names of non-v8-specific cpreg arrays
Peter Maydell
1
-4
/
+4
2015-06-02
Revert "target-arm: Avoid g_hash_table_get_keys()"
Markus Armbruster
1
-10
/
+2
2015-06-02
target-arm: Add TLBI_VAE2{IS}
Edgar E. Iglesias
1
-0
/
+8
2015-06-02
target-arm: Add TLBI_ALLE2
Edgar E. Iglesias
1
-0
/
+4
2015-06-02
target-arm: Add TLBI_ALLE1{IS}
Edgar E. Iglesias
1
-0
/
+8
2015-06-02
target-arm: Add TTBR0_EL2
Edgar E. Iglesias
1
-0
/
+14
2015-06-02
target-arm: Add TPIDR_EL2
Edgar E. Iglesias
1
-0
/
+7
2015-06-02
target-arm: Add SCTLR_EL2
Edgar E. Iglesias
1
-0
/
+7
2015-06-02
target-arm: Add TCR_EL2
Edgar E. Iglesias
1
-0
/
+8
2015-06-02
target-arm: Add MAIR_EL2
Edgar E. Iglesias
1
-0
/
+15
2015-06-02
target-arm: Break down TLB_LOCKDOWN
Edgar E. Iglesias
1
-12
/
+18
2015-05-29
target-arm: Add AArch64 CPTR registers
Greg Bellows
1
-1
/
+39
2015-05-29
target-arm: Update interrupt handling to use target EL
Greg Bellows
1
-37
/
+4
2015-05-29
target-arm: Move setting of exception info into tlb_fill
Peter Maydell
1
-40
/
+7
2015-05-18
target-arm: Remove unneeded '+'
Edgar E. Iglesias
1
-1
/
+1
2015-05-18
target-arm: Correct accessfn for CNTV_TVAL_EL0
Edgar E. Iglesias
1
-0
/
+1
2015-05-18
target-arm: Correct accessfn for CNTP_{CT}VAL_EL0
Edgar E. Iglesias
1
-1
/
+2
2015-05-18
target-arm: Add EL3 and EL2 TCR checking
Greg Bellows
1
-13
/
+32
2015-05-18
target-arm: Add TTBR regime function and use
Greg Bellows
1
-5
/
+19
2015-05-14
tcg: Push merged memop+mmu_idx parameter to softmmu routines
Richard Henderson
1
-4
/
+6
2015-04-26
Allow ARMv8 SCR.SMD updates
Greg Bellows
1
-1
/
+3
2015-04-26
target-arm: rename c1_coproc to cpacr_el1
Sergey Fedorov
1
-2
/
+2
2015-04-26
target-arm: Add user-mode transaction attribute
Peter Maydell
1
-0
/
+1
2015-04-26
target-arm: Use correct memory attributes for page table walks
Peter Maydell
1
-9
/
+40
2015-04-26
target-arm: Honour NS bits in page tables
Peter Maydell
1
-12
/
+67
2015-04-01
target-arm: Store SPSR_EL1 state in banked_spsr[1] (SPSR_svc)
Peter Maydell
1
-1
/
+1
2015-03-16
target-arm: Ignore low bit of PC in M-profile exception return
Peter Maydell
1
-0
/
+10
2015-03-16
target-arm: get_phys_addr_lpae: more xn control
Andrew Jones
1
-30
/
+100
2015-03-16
target-arm: fix get_phys_addr_v6/SCTLR_AFE access check
Andrew Jones
1
-7
/
+42
2015-03-16
target-arm: convert check_ap to ap_to_rw_prot
Andrew Jones
1
-30
/
+19
2015-02-13
target-arm: Add 32/64-bit register sync
Greg Bellows
1
-0
/
+211
2015-02-05
target-arm: fix for exponent comparison in recpe_f64
Ildar Isaev
1
-1
/
+1
2015-02-05
target-arm: Fix brace style in reindented code
Peter Maydell
1
-13
/
+23
2015-02-05
target-arm: Reindent ancient page-table-walk code
Peter Maydell
1
-96
/
+96
2015-02-05
target-arm: Use mmu_idx in get_phys_addr()
Peter Maydell
1
-51
/
+163
2015-02-05
target-arm: Pass mmu_idx to get_phys_addr()
Peter Maydell
1
-14
/
+96
2015-02-05
target-arm: Split AArch64 cases out of ats_write()
Peter Maydell
1
-7
/
+26
2015-02-05
target-arm: Define correct mmu_idx values and pass them in TB flags
Peter Maydell
1
-1
/
+2
2015-02-05
target-arm: Add checks that cpreg raw accesses are handled
Peter Maydell
1
-0
/
+31
[next]