index
:
riscv-gnu-toolchain/qemu.git
block
master
stable-0.10
stable-0.11
stable-0.12
stable-0.13
stable-0.14
stable-0.15
stable-1.0
stable-1.1
stable-1.2
stable-1.3
stable-1.4
stable-1.5
stable-1.6
stable-1.7
stable-2.0
stable-2.1
stable-2.10
stable-2.11
stable-2.12
stable-2.2
stable-2.3
stable-2.4
stable-2.5
stable-2.6
stable-2.7
stable-2.8
stable-2.9
stable-3.0
stable-3.1
stable-4.0
stable-4.1
stable-4.2
stable-5.0
stable-6.0
stable-6.1
stable-7.2
stable-8.0
stable-8.1
stable-8.2
stable-9.0
staging
staging-7.2
staging-8.0
staging-8.1
staging-8.2
staging-9.0
Unnamed repository; edit this file 'description' to name the repository.
root
about
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
target-arm
/
helper.c
Age
Commit message (
Expand
)
Author
Files
Lines
2012-10-23
Rename target_phys_addr_t to hwaddr
Avi Kivity
1
-14
/
+14
2012-09-15
target-arm: final conversion to AREG0 free mode
Blue Swirl
1
-4
/
+5
2012-09-10
target-arm: Fix potential buffer overflow
Stefan Weil
1
-2
/
+2
2012-08-10
target-arm: Fix typos in comments
Peter Maydell
1
-3
/
+3
2012-07-12
target-arm: Add support for long format translation table walks
Peter Maydell
1
-0
/
+182
2012-07-12
target-arm: Implement TTBCR changes for LPAE
Peter Maydell
1
-1
/
+14
2012-07-12
target-arm: Implement long-descriptor PAR format
Peter Maydell
1
-10
/
+69
2012-07-12
target-arm: Use target_phys_addr_t in get_phys_addr()
Peter Maydell
1
-14
/
+15
2012-07-12
target-arm: Add 64 bit PAR, TTBR0, TTBR1 for LPAE
Peter Maydell
1
-1
/
+76
2012-07-12
target-arm: Add 64 bit variants of DBGDRAR and DBGDSAR for LPAE
Peter Maydell
1
-0
/
+5
2012-07-12
target-arm: Add AMAIR0, AMAIR1 LPAE cp15 registers
Peter Maydell
1
-0
/
+16
2012-07-12
target-arm: Implement privileged-execute-never (PXN)
Peter Maydell
1
-12
/
+20
2012-07-12
target-arm: Fix some copy-and-paste errors in cp register names
Peter Maydell
1
-3
/
+3
2012-07-12
target-arm: Fix typo that meant TTBR1 accesses went to TTBR0
Peter Maydell
1
-1
/
+1
2012-06-20
target-arm: Remove remaining old cp15 infrastructure
Peter Maydell
1
-39
/
+0
2012-06-20
target-arm: Move block cache ops to new cp15 framework
Peter Maydell
1
-0
/
+13
2012-06-20
target-arm: Convert final ID registers
Peter Maydell
1
-48
/
+68
2012-06-20
target-arm: Convert MPIDR
Peter Maydell
1
-22
/
+28
2012-06-20
target-arm: Convert cp15 cache ID registers
Peter Maydell
1
-28
/
+33
2012-06-20
target-arm: Convert cp15 crn=0 crm={1,2} feature registers
Peter Maydell
1
-8
/
+54
2012-06-20
target-arm: Convert cp15 crn=1 registers
Peter Maydell
1
-75
/
+54
2012-06-20
target-arm: Convert cp15 crn=9 registers
Peter Maydell
1
-79
/
+25
2012-06-20
target-arm: Convert cp15 crn=6 registers
Peter Maydell
1
-53
/
+35
2012-06-20
target-arm: convert cp15 crn=7 registers
Peter Maydell
1
-11
/
+52
2012-06-20
target-arm: Convert cp15 VA-PA translation registers
Peter Maydell
1
-43
/
+65
2012-06-20
target-arm: Convert cp15 MMU TLB control
Peter Maydell
1
-20
/
+43
2012-06-20
target-arm: Convert cp15 crn=15 registers
Peter Maydell
1
-115
/
+87
2012-06-20
target-arm: Convert cp15 crn=10 registers
Peter Maydell
1
-6
/
+5
2012-06-20
target-arm: Convert cp15 crn=13 registers
Peter Maydell
1
-30
/
+31
2012-06-20
target-arm: Convert cp15 crn=2 registers
Peter Maydell
1
-55
/
+33
2012-06-20
target-arm: Convert MMU fault status cp15 registers
Peter Maydell
1
-81
/
+107
2012-06-20
target-arm: Convert cp15 c3 register
Peter Maydell
1
-6
/
+12
2012-06-20
target-arm: Convert generic timer cp15 regs
Peter Maydell
1
-12
/
+11
2012-06-20
target-arm: Convert performance monitor registers
Peter Maydell
1
-120
/
+157
2012-06-20
target-arm: Convert TLS registers
Peter Maydell
1
-0
/
+19
2012-06-20
target-arm: Convert WFI/barriers special cases to cp_reginfo
Peter Maydell
1
-0
/
+42
2012-06-20
target-arm: Convert TEECR, TEEHBR to new scheme
Peter Maydell
1
-9
/
+45
2012-06-20
target-arm: Convert debug registers to cp_reginfo
Peter Maydell
1
-0
/
+25
2012-06-20
target-arm: Add register_cp_regs_for_features()
Peter Maydell
1
-0
/
+11
2012-06-20
target-arm: Remove old cpu_arm_set_cp_io infrastructure
Peter Maydell
1
-54
/
+0
2012-06-20
target-arm: initial coprocessor register framework
Peter Maydell
1
-0
/
+101
2012-06-04
Kill off cpu_state_reset()
Andreas Färber
1
-5
/
+0
2012-06-04
target-arm: Use cpu_reset() in cpu_arm_init()
Andreas Färber
1
-1
/
+1
2012-04-27
target-arm: Change cpu_arm_init() return type to ARMCPU
Andreas Färber
1
-2
/
+2
2012-04-21
target-arm: Move reset handling to arm_cpu_reset
Peter Maydell
1
-96
/
+1
2012-04-21
target-arm: Drop cpu_reset_model_id()
Peter Maydell
1
-58
/
+1
2012-04-21
target-arm: Move cache ID register setup to cpu specific init fns
Peter Maydell
1
-11
/
+2
2012-04-21
target-arm: Move OMAP cp15_i_{max,min} reset to cpu_state_reset
Peter Maydell
1
-2
/
+1
2012-04-21
target-arm: Move feature register setup to per-CPU init fns
Peter Maydell
1
-59
/
+14
2012-04-21
target-arm: Move iWMMXT wCID reset to cpu_state_reset
Peter Maydell
1
-1
/
+4
[next]