index
:
riscv-gnu-toolchain/qemu.git
block
master
stable-0.10
stable-0.11
stable-0.12
stable-0.13
stable-0.14
stable-0.15
stable-1.0
stable-1.1
stable-1.2
stable-1.3
stable-1.4
stable-1.5
stable-1.6
stable-1.7
stable-2.0
stable-2.1
stable-2.10
stable-2.11
stable-2.12
stable-2.2
stable-2.3
stable-2.4
stable-2.5
stable-2.6
stable-2.7
stable-2.8
stable-2.9
stable-3.0
stable-3.1
stable-4.0
stable-4.1
stable-4.2
stable-5.0
stable-6.0
stable-6.1
stable-7.2
stable-8.0
stable-8.1
stable-8.2
stable-9.0
stable-9.1
stable-9.2
staging
staging-7.2
staging-8.0
staging-8.1
staging-8.2
staging-9.0
staging-9.1
staging-9.2
Unnamed repository; edit this file 'description' to name the repository.
root
about
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
target-arm
/
helper.c
Age
Commit message (
Expand
)
Author
Files
Lines
2016-02-18
target-arm: Add PMUSERENR_EL0 register
Alistair Francis
1
-0
/
+6
2016-02-18
target-arm: Add the pmovsclr_el0 and pmintenclr_el1 registers
Alistair Francis
1
-0
/
+12
2016-02-18
target-arm: Add the pmceid0 and pmceid1 registers
Alistair Francis
1
-0
/
+16
2016-02-18
target-arm: Move bank_number() into internals.h
Peter Maydell
1
-25
/
+0
2016-02-18
target-arm: Move get/set_r13_banked() to op_helper.c
Peter Maydell
1
-33
/
+0
2016-02-18
target-arm: Report correct syndrome for FPEXC32_EL2 traps
Peter Maydell
1
-2
/
+2
2016-02-18
target-arm: Implement MDCR_EL3.TDA and MDCR_EL2.TDA traps
Peter Maydell
1
-9
/
+30
2016-02-18
target-arm: Implement MDCR_EL2.TDRA traps
Peter Maydell
1
-3
/
+24
2016-02-18
target-arm: Implement MDCR_EL3.TDOSA and MDCR_EL2.TDOSA traps
Peter Maydell
1
-1
/
+22
2016-02-18
target-arm: correct CNTFRQ access rights
Peter Maydell
1
-3
/
+26
2016-02-11
target-arm: Implement NSACR trapping behaviour
Peter Maydell
1
-4
/
+58
2016-02-11
target-arm: Add isread parameter to CPAccessFns
Peter Maydell
1
-29
/
+52
2016-02-11
target-arm: Use access_trap_aa32s_el1() for SCR and MVBAR
Peter Maydell
1
-2
/
+4
2016-02-11
target-arm: Implement MDCR_EL3 and SDCR
Peter Maydell
1
-0
/
+26
2016-02-03
target-arm: Implement the S2 MMU inputsize > pamax check
Edgar E. Iglesias
1
-0
/
+8
2016-02-03
target-arm: Rename check_s2_startlevel to check_s2_mmu_setup
Edgar E. Iglesias
1
-6
/
+6
2016-02-03
target-arm: Apply S2 MMU startlevel table size check to AArch64
Edgar E. Iglesias
1
-8
/
+8
2016-02-03
target-arm: Make various system registers visible to EL3
Peter Maydell
1
-29
/
+29
2016-01-21
target-arm: Implement FPEXC32_EL2 system register
Peter Maydell
1
-0
/
+16
2016-01-21
target-arm: Fix wrong AArch64 entry offset for EL2/EL3 target
Peter Maydell
1
-1
/
+20
2016-01-21
target-arm: Pull semihosting handling out to arm_cpu_do_interrupt()
Peter Maydell
1
-39
/
+81
2016-01-21
target-arm: Use a single entry point for AArch64 and AArch32 exceptions
Peter Maydell
1
-31
/
+44
2016-01-21
target-arm: Move aarch64_cpu_do_interrupt() to helper.c
Peter Maydell
1
-0
/
+100
2016-01-21
target-arm: Support multiple address spaces in page table walks
Peter Maydell
1
-2
/
+6
2016-01-21
target-arm: Implement cpu_get_phys_page_attrs_debug
Peter Maydell
1
-4
/
+5
2016-01-18
target-arm: Clean up includes
Peter Maydell
1
-0
/
+1
2016-01-15
target-arm: Use the right MMU index in arm_regime_using_lpae_format
Alvise Rigo
1
-4
/
+8
2015-12-17
target-arm: raise exception on misaligned LDREX operands
Andrew Baumann
1
-0
/
+8
2015-11-24
target-arm: Don't mask out bits [47:40] in LPAE descriptors for v8
Peter Maydell
1
-1
/
+11
2015-11-03
target-arm: Add and use symbolic names for register banks
Soren Brinkmann
1
-15
/
+22
2015-10-27
target-arm: Add support for S1 + S2 MMU translations
Edgar E. Iglesias
1
-7
/
+31
2015-10-27
target-arm: Add S2 translation to 32bit S1 PTWs
Edgar E. Iglesias
1
-5
/
+17
2015-10-27
target-arm: Add S2 translation to 64bit S1 PTWs
Edgar E. Iglesias
1
-2
/
+48
2015-10-27
target-arm: Add ARMMMUFaultInfo
Edgar E. Iglesias
1
-12
/
+20
2015-10-27
target-arm: Avoid inline for get_phys_addr
Edgar E. Iglesias
1
-8
/
+8
2015-10-27
target-arm: Add support for S2 page-table protection bits
Edgar E. Iglesias
1
-4
/
+37
2015-10-27
target-arm: Add computation of starting level for S2 PTW
Edgar E. Iglesias
1
-13
/
+101
2015-10-27
target-arm: lpae: Rename granule_sz to stride
Edgar E. Iglesias
1
-15
/
+15
2015-10-27
target-arm: lpae: Replace tsz with computed inputsize
Edgar E. Iglesias
1
-11
/
+11
2015-10-27
target-arm: Add support for AArch32 S2 negative t0sz
Edgar E. Iglesias
1
-1
/
+17
2015-10-27
target-arm: lpae: Move declaration of t0sz and t1sz
Edgar E. Iglesias
1
-2
/
+3
2015-10-27
target-arm: lpae: Make t0sz and t1sz signed integers
Edgar E. Iglesias
1
-2
/
+2
2015-10-27
target-arm: Add HPFAR_EL2
Edgar E. Iglesias
1
-0
/
+12
2015-10-27
target-arm: Add support for SPSR_(ABT|UND|IRQ|FIQ)
Soren Brinkmann
1
-0
/
+16
2015-10-16
target-arm: Add MDCR_EL2
Sergey Fedorov
1
-0
/
+12
2015-10-16
target-arm: Implement AArch64 OSLAR/OSLSR_EL1 sysregs
Davorin Mista
1
-2
/
+23
2015-10-16
target-arm: Avoid calling arm_el_is_aa64() function for unimplemented EL
Sergey Sorokin
1
-2
/
+13
2015-10-16
target-arm: Break the TB after ISB to execute self-modified code correctly
Sergey Sorokin
1
-1
/
+5
2015-10-16
target-arm: Add missing 'static' attribute
Stefan Weil
1
-1
/
+1
2015-09-25
arm: clarify the use of muldiv64()
Laurent Vivier
1
-6
/
+8
[next]