index
:
riscv-gnu-toolchain/qemu.git
block
master
stable-0.10
stable-0.11
stable-0.12
stable-0.13
stable-0.14
stable-0.15
stable-1.0
stable-1.1
stable-1.2
stable-1.3
stable-1.4
stable-1.5
stable-1.6
stable-1.7
stable-2.0
stable-2.1
stable-2.10
stable-2.11
stable-2.12
stable-2.2
stable-2.3
stable-2.4
stable-2.5
stable-2.6
stable-2.7
stable-2.8
stable-2.9
stable-3.0
stable-3.1
stable-4.0
stable-4.1
stable-4.2
stable-5.0
stable-6.0
stable-6.1
stable-7.2
stable-8.0
stable-8.1
stable-8.2
stable-9.0
staging
staging-7.2
staging-8.0
staging-8.1
staging-8.2
staging-9.0
Unnamed repository; edit this file 'description' to name the repository.
root
about
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
target-arm
/
cpu64.c
Age
Commit message (
Expand
)
Author
Files
Lines
2015-05-18
target-arm: cpu64: Add support for Cortex-A53
Peter Crosthwaite
1
-0
/
+51
2015-05-18
target-arm: cpu64: generalise name of A57 regs
Peter Crosthwaite
1
-5
/
+5
2015-03-11
target-arm: Add missing compatible property to A57
Ryota Ozaki
1
-0
/
+1
2015-02-13
target-arm: Add CPU property to disable AArch64
Greg Bellows
1
-0
/
+39
2014-10-24
target-arm: Report a valid L1Ip field in CTR_EL0 for CPU type "any"
Peter Maydell
1
-1
/
+1
2014-10-24
target-arm: do not set do_interrupt handlers for ARM and AArch64 user modes
Rob Herring
1
-0
/
+2
2014-09-25
target-arm: Use cpu_exec_interrupt qom hook
Richard Henderson
1
-0
/
+1
2014-08-29
target-arm: Correct Cortex-A57 ISAR5 and AA64ISAR0 ID register values
Peter Maydell
1
-1
/
+2
2014-08-19
target-arm: Adjust debug ID registers per-CPU
Peter Maydell
1
-0
/
+1
2014-06-09
target-arm: VFPv4 implies half-precision extension
Peter Maydell
1
-2
/
+0
2014-06-09
target-arm: Clean up handling of ARMv8 optional feature bits
Peter Maydell
1
-0
/
+10
2014-06-09
target-arm: Remove unnecessary setting of feature bits
Peter Maydell
1
-2
/
+0
2014-06-09
target-arm/cpu64.c: Actually register Cortex-A57 impdef registers
Peter Maydell
1
-0
/
+1
2014-04-17
target-arm: Dump 32-bit CPU state if 64 bit CPU is in AArch32
Peter Maydell
1
-1
/
+0
2014-04-17
target-arm: Handle the CPU being in AArch32 mode in the AArch64 set_pc
Peter Maydell
1
-4
/
+8
2014-04-17
target-arm: Implement CBAR for Cortex-A57
Peter Maydell
1
-0
/
+1
2014-04-17
target-arm: Implement Cortex-A57 implementation-defined system registers
Peter Maydell
1
-0
/
+55
2014-04-17
target-arm: Remove THUMB2EE feature from AArch64 'any' CPU
Peter Maydell
1
-1
/
+0
2014-04-17
target-arm: Add Cortex-A57 processor
Peter Maydell
1
-0
/
+43
2014-04-17
target-arm: Implement AArch64 EL1 exception handling
Rob Herring
1
-0
/
+1
2014-04-17
target-arm: A64: Implement DC ZVA
Peter Maydell
1
-0
/
+1
2014-02-26
target-arm: A64: Make cache ID registers visible to AArch64
Peter Maydell
1
-0
/
+1
2014-01-14
target-arm: Switch ARMCPUInfo arrays to use terminator entries
Peter Maydell
1
-9
/
+6
2014-01-08
target-arm: fix build with gcc 4.8.2
Michael S. Tsirkin
1
-0
/
+6
2013-12-17
target-arm: A64: add set_pc cpu method
Alexander Graf
1
-0
/
+11
2013-09-10
target-arm: Add AArch64 gdbstub support
Alexander Graf
1
-0
/
+4
2013-09-10
target-arm: Add AArch64 translation stub
Alexander Graf
1
-0
/
+3
2013-09-10
target-arm: Add new AArch64CPUInfo base class and subclasses
Peter Maydell
1
-0
/
+111