index
:
riscv-gnu-toolchain/qemu.git
block
master
stable-0.10
stable-0.11
stable-0.12
stable-0.13
stable-0.14
stable-0.15
stable-1.0
stable-1.1
stable-1.2
stable-1.3
stable-1.4
stable-1.5
stable-1.6
stable-1.7
stable-2.0
stable-2.1
stable-2.10
stable-2.11
stable-2.12
stable-2.2
stable-2.3
stable-2.4
stable-2.5
stable-2.6
stable-2.7
stable-2.8
stable-2.9
stable-3.0
stable-3.1
stable-4.0
stable-4.1
stable-4.2
stable-5.0
stable-6.0
stable-6.1
stable-7.2
stable-8.0
stable-8.1
stable-8.2
stable-9.0
stable-9.1
stable-9.2
staging
staging-7.2
staging-8.0
staging-8.1
staging-8.2
staging-9.0
staging-9.1
staging-9.2
Unnamed repository; edit this file 'description' to name the repository.
root
about
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
target-arm
/
cpu.h
Age
Commit message (
Expand
)
Author
Files
Lines
2014-04-17
target-arm: Implement CBAR for Cortex-A57
Peter Maydell
1
-0
/
+1
2014-04-17
target-arm: Implement AArch64 address translation operations
Peter Maydell
1
-2
/
+1
2014-04-17
target-arm: Implement AArch64 view of CONTEXTIDR
Peter Maydell
1
-1
/
+1
2014-04-17
target-arm: Implement ARMv8 MVFR registers
Peter Maydell
1
-0
/
+1
2014-04-17
target-arm: Implement AArch64 SPSR_EL1
Peter Maydell
1
-1
/
+1
2014-04-17
target-arm: Implement SP_EL0, SP_EL1
Peter Maydell
1
-0
/
+2
2014-04-17
target-arm: Add AArch64 ELR_EL1 register.
Peter Maydell
1
-0
/
+2
2014-04-17
target-arm: Implement AArch64 views of fault status and data registers
Rob Herring
1
-4
/
+3
2014-04-17
target-arm: Use dedicated CPU state fields for ARM946 access bit registers
Peter Maydell
1
-0
/
+2
2014-04-17
target-arm: A64: Implement DC ZVA
Peter Maydell
1
-1
/
+2
2014-04-17
target-arm: Fix VFP enables for AArch32 EL0 under AArch64 EL1
Peter Maydell
1
-1
/
+9
2014-04-17
target-arm: A64: Correctly fault FP/Neon if CPACR.FPEN set
Peter Maydell
1
-0
/
+9
2014-04-17
target-arm: Define exception record for AArch64 exceptions
Peter Maydell
1
-0
/
+15
2014-04-17
target-arm: Implement AArch64 DAIF system register
Peter Maydell
1
-1
/
+1
2014-04-17
target-arm: Split out private-to-target functions into internals.h
Peter Maydell
1
-20
/
+0
2014-03-13
cpu: Turn cpu_handle_mmu_fault() into a CPUClass hook
Andreas Färber
1
-3
/
+2
2014-03-13
cpu: Turn cpu_has_work() into a CPUClass hook
Andreas Färber
1
-6
/
+0
2014-03-10
target-arm: Implements the ARM PMCCNTR register
Alistair Francis
1
-0
/
+4
2014-02-26
target-arm: Add support for AArch32 ARMv8 CRC32 instructions
Will Newton
1
-0
/
+1
2014-02-26
target-arm: Add utility function for checking AA32/64 state of an EL
Peter Maydell
1
-0
/
+16
2014-02-26
target-arm: Implement AArch64 view of CPACR
Peter Maydell
1
-1
/
+1
2014-02-26
target-arm: Store AIF bits in env->pstate for AArch32
Peter Maydell
1
-3
/
+9
2014-02-26
target-arm: Get MMU index information correct for A64 code
Peter Maydell
1
-3
/
+8
2014-02-26
target-arm: Implement AArch64 dummy breakpoint and watchpoint registers
Peter Maydell
1
-0
/
+4
2014-02-26
target-arm: Implement AArch64 generic timers
Peter Maydell
1
-3
/
+3
2014-02-26
target-arm: Implement AArch64 TTBR*
Peter Maydell
1
-4
/
+2
2014-02-26
target-arm: Implement AArch64 VBAR_EL1
Peter Maydell
1
-1
/
+1
2014-02-26
target-arm: Implement AArch64 TCR_EL1
Peter Maydell
1
-1
/
+1
2014-02-26
target-arm: Implement AArch64 SCTLR_EL1
Peter Maydell
1
-1
/
+1
2014-02-26
target-arm: Implement AArch64 memory attribute registers
Peter Maydell
1
-0
/
+3
2014-02-26
target-arm: Implement AArch64 CurrentEL sysreg
Peter Maydell
1
-1
/
+2
2014-02-26
target-arm: A64: Make cache ID registers visible to AArch64
Peter Maydell
1
-1
/
+1
2014-02-26
target-arm: Fix raw read and write functions on AArch64 registers
Peter Maydell
1
-0
/
+8
2014-02-20
target-arm: Drop success/fail return from cpreg read and write functions
Peter Maydell
1
-11
/
+12
2014-02-20
target-arm: Split cpreg access checks out from read/write functions
Peter Maydell
1
-4
/
+25
2014-02-20
target-arm: Remove unused ARMCPUState sr substruct
Peter Maydell
1
-5
/
+0
2014-02-20
target-arm: Define names for SCTLR bits
Peter Maydell
1
-0
/
+52
2014-01-31
target-arm: Move arm_rmode_to_sf to a shared location.
Will Newton
1
-0
/
+2
2014-01-12
arm: fix compile on bigendian host
Alexey Kardashevskiy
1
-1
/
+1
2014-01-08
target-arm: Give the FPSCR rounding modes names
Alexander Graf
1
-0
/
+9
2014-01-08
target-arm: Widen exclusive-access support struct fields to 64 bits
Peter Maydell
1
-4
/
+4
2014-01-07
target-arm: Widen thread-local register state fields to 64 bits
Peter Maydell
1
-3
/
+15
2014-01-07
target-arm: A64: Implement minimal set of EL0-visible sysregs
Peter Maydell
1
-1
/
+2
2014-01-07
target-arm: Remove ARMCPU/CPUARMState from cpregs APIs used by decoder
Peter Maydell
1
-3
/
+3
2014-01-04
target-arm: Update generic cpreg code for AArch64
Peter Maydell
1
-5
/
+73
2013-12-17
target-arm: A64: provide functions for accessing FPCR and FPSR
Peter Maydell
1
-0
/
+28
2013-12-17
target-arm: Clean up handling of AArch64 PSTATE
Peter Maydell
1
-11
/
+59
2013-12-17
target-arm: Define and use ARM_FEATURE_CBAR
Peter Crosthwaite
1
-0
/
+1
2013-12-17
target-arm: add support for v8 AES instructions
Ard Biesheuvel
1
-0
/
+1
2013-12-10
target-arm: Provide mechanism for getting KVM constants even if not CONFIG_KVM
Peter Maydell
1
-11
/
+2
[next]