aboutsummaryrefslogtreecommitdiff
path: root/target-arm/cpu.h
AgeCommit message (Expand)AuthorFilesLines
2013-12-10target-arm: Provide mechanism for getting KVM constants even if not CONFIG_KVMPeter Maydell1-11/+2
2013-10-31target-arm: Add CP15 VBAR supportNathan Rossi1-0/+1
2013-09-10target-arm: Prepare translation for AArch64 codeAlexander Graf1-25/+109
2013-09-10target-arm: Fix target_ulong/uint32_t confusionsAlexander Graf1-2/+2
2013-09-10target-arm: Avoid "1 << 31" undefined behaviourPeter Maydell1-16/+16
2013-08-20target-arm: Implement the generic timerPeter Maydell1-0/+18
2013-08-20target-arm: Support coprocessor registers which do I/OPeter Maydell1-1/+5
2013-08-20target-arm: Make IRQ and FIQ gpio lines on the CPU objectPeter Maydell1-0/+3
2013-07-23cpu: Introduce CPUClass::synchronize_from_tb() for cpu_pc_from_tb()Andreas Färber1-5/+0
2013-07-15target-arm: add feature flag for ARMv8Mans Rullgard1-0/+1
2013-07-09linux-user: Move cpu_clone_regs() and cpu_set_tls() into linux-userPeter Maydell1-14/+0
2013-06-25target-arm: Convert TCG to using (index,value) list for cp migrationPeter Maydell1-0/+69
2013-06-25target-arm: Add raw_readfn and raw_writefn to ARMCPRegInfoPeter Maydell1-1/+17
2013-06-25target-arm: Allow special cpregs to have flags setPeter Maydell1-1/+1
2013-04-19target-arm: port ARM CPU save/load to use VMStateJuan Quintela1-2/+0
2013-03-12cpu: Replace do_interrupt() by CPUClass::do_interrupt methodAndreas Färber1-1/+0
2013-03-12cpu: Move halted and interrupt_request fields to CPUStateAndreas Färber1-3/+1
2013-03-05ARM: KVM: Add support for KVM on ARM architectureChristoffer Dall1-0/+1
2013-02-16target-arm: Update ARMCPU to QOM realizefnAndreas Färber1-0/+1
2012-12-19fpu: move public header file to include/fpuPaolo Bonzini1-1/+1
2012-12-19exec: move include files to include/exec/Paolo Bonzini1-3/+3
2012-10-31cpus: Pass CPUState to [qemu_]cpu_has_work()Andreas Färber1-1/+3
2012-10-05target-arm: Drop unused DECODE_CPREG_CRN macroPeter Maydell1-2/+0
2012-09-15target-arm: final conversion to AREG0 free modeBlue Swirl1-4/+6
2012-08-10target-arm: Fix typos in commentsPeter Maydell1-1/+1
2012-07-12target-arm: Add 64 bit PAR, TTBR0, TTBR1 for LPAEPeter Maydell1-2/+5
2012-07-12target-arm: Extend feature flags to 64 bitsPeter Maydell1-3/+3
2012-07-12target-arm: Implement privileged-execute-never (PXN)Peter Maydell1-0/+2
2012-07-12ARM: Make target_phys_addr_t 64 bits and physaddrs 40 bitsPeter Maydell1-1/+1
2012-06-20target-arm: Remove ARM_CPUID_* macrosPeter Maydell1-27/+0
2012-06-20target-arm: Remove c0_cachetype CPUARMState fieldPeter Maydell1-2/+1
2012-06-20target-arm: Convert MPIDRPeter Maydell1-0/+1
2012-06-20target-arm: Convert cp15 cache ID registersPeter Maydell1-2/+0
2012-06-20target-arm: Convert cp15 crn=0 crm={1,2} feature registersPeter Maydell1-2/+0
2012-06-20target-arm: convert cp15 crn=7 registersPeter Maydell1-0/+3
2012-06-20target-arm: Convert cp15 crn=15 registersPeter Maydell1-0/+1
2012-06-20target-arm: Remove old cpu_arm_set_cp_io infrastructurePeter Maydell1-10/+0
2012-06-20target-arm: initial coprocessor register frameworkPeter Maydell1-0/+201
2012-05-10target-arm/cpu.h: Make cpu_init("nonexistent cpu") return NULLPeter Maydell1-1/+9
2012-04-27target-arm: Change cpu_arm_init() return type to ARMCPUAndreas Färber1-3/+4
2012-04-21target-arm: Move feature bit settings to CPU init fnsPeter Maydell1-3/+3
2012-04-21target-arm: remind to keep arm features in sync with linux-user/elfload.cBenoit Canet1-0/+4
2012-04-06Userspace ARM BE8 supportPaul Brook1-2/+30
2012-03-30ARM: Permit any ARMv6K CPU to read the MVFR0 and MVFR1 VFP registers.Andrew Towers1-0/+1
2012-03-29target-arm: Minimalistic CPU QOM'ificationAndreas Färber1-0/+1
2012-03-29target-arm: Drop cpu_arm_close()Andreas Färber1-1/+0
2012-03-14Rename CPUState -> CPUArchStateAndreas Färber1-1/+1
2012-03-14target-arm: Don't overuse CPUStateAndreas Färber1-5/+5
2012-01-25Add Cortex-A15 CPU definitionPeter Maydell1-0/+1
2012-01-25Add dummy implementation of generic timer cp15 registersPeter Maydell1-0/+1
generated by cgit v1.1 at 2025-01-07 21:27:17 +0000