aboutsummaryrefslogtreecommitdiff
path: root/target-arm/cpu.h
AgeCommit message (Expand)AuthorFilesLines
2016-05-19cpu: move exec-all.h inclusion out of cpu.hPaolo Bonzini1-2/+0
2016-05-19target-arm: make cpu-qom.h not target specificPaolo Bonzini1-3/+176
2016-05-12tb: consistently use uint32_t for tb->flagsEmilio G. Cota1-1/+1
2016-03-04target-arm: implement BE32 mode in system emulationPaolo Bonzini1-3/+2
2016-03-04target-arm: introduce tbflag for endiannessPeter Crosthwaite1-0/+7
2016-03-04linux-user: arm: handle CPSR.E correctly in strex emulationPaolo Bonzini1-0/+11
2016-03-04arm: cpu: handle BE32 user-mode as BEPeter Crosthwaite1-1/+16
2016-03-04target-arm: cpu: Move cpu_is_big_endian to headerPeter Crosthwaite1-0/+19
2016-03-04target-arm: implement SCTLR.B, drop bswap_codePaolo Bonzini1-8/+39
2016-02-26target-arm: Fix handling of SDCR for 32-bit codePeter Maydell1-0/+4
2016-02-26target-arm: Add write_type argument to cpsr_write()Peter Maydell1-2/+11
2016-02-23all: Clean up includesPeter Maydell1-1/+0
2016-02-18target-arm: Report correct syndrome for FPEXC32_EL2 trapsPeter Maydell1-0/+5
2016-02-18target-arm: Implement MDCR_EL3.TDOSA and MDCR_EL2.TDOSA trapsPeter Maydell1-0/+12
2016-02-18target-arm: correct CNTFRQ access rightsPeter Maydell1-0/+12
2016-02-11target-arm: Add isread parameter to CPAccessFnsPeter Maydell1-1/+3
2016-02-11target-arm: Update arm_generate_debug_exceptions() to handle EL2/EL3Peter Maydell1-5/+43
2016-02-11target-arm: Implement MDCR_EL3 and SDCRPeter Maydell1-0/+1
2016-02-11target-arm: Fix typo in comment in arm_is_secure_below_el3()Peter Maydell1-1/+1
2016-01-21target-arm: Properly support EL2 and EL3 in arm_el_is_aa64()Peter Maydell1-9/+24
2016-01-21target-arm: Support multiple address spaces in page table walksPeter Maydell1-0/+9
2016-01-21target-arm: Implement asidx_from_attrsPeter Maydell1-0/+8
2016-01-21target-arm: Add QOM property for Secure memory regionPeter Maydell1-0/+6
2015-10-27target-arm: Add HPFAR_EL2Edgar E. Iglesias1-0/+1
2015-10-27target-arm: Fix "no 64-bit EL2" assumption in arm_excp_unmasked()Peter Maydell1-30/+52
2015-10-16target-arm: implement arm_debug_target_el()Sergey Fedorov1-1/+16
2015-10-16target-arm: Add MDCR_EL2Sergey Fedorov1-0/+1
2015-10-16target-arm: Implement AArch64 OSLAR/OSLSR_EL1 sysregsDavorin Mista1-0/+1
2015-10-16target-arm: Avoid calling arm_el_is_aa64() function for unimplemented ELSergey Sorokin1-3/+8
2015-10-07target-*: Drop cpu_gen_code defineRichard Henderson1-1/+0
2015-10-07target-arm: Add condexec state to insn_startRichard Henderson1-0/+1
2015-09-25arm: Remove ELF_MACHINE from cpu.hPeter Crosthwaite1-2/+0
2015-09-14target-arm: Add VMPIDR_EL2Edgar E. Iglesias1-0/+1
2015-09-14target-arm: Add VPIDR_EL2Edgar E. Iglesias1-0/+1
2015-09-14target-arm: Add VTTBR_EL2Edgar E. Iglesias1-0/+1
2015-09-14target-arm: Add VTCR_EL2Edgar E. Iglesias1-0/+1
2015-09-11tlb: Add "ifetch" argument to cpu_mmu_index()Benjamin Herrenschmidt1-2/+2
2015-09-11typofixes - v4Veres Lajos1-2/+2
2015-09-11maint: remove / fix many doubled wordsDaniel P. Berrange1-2/+2
2015-09-07target-arm: Fix arm_excp_unmasked() functionSergey Sorokin1-3/+3
2015-09-07target-arm: Wire up HLT 0xf000 as the A64 semihosting instructionPeter Maydell1-0/+1
2015-09-07target-arm/arm-semi.c: Support widening APIs to 64 bitsPeter Maydell1-1/+1
2015-08-25target-arm: Add CP_ACCESS_TRAP_UNCATEGORIZED_EL2, 3Peter Maydell1-0/+3
2015-08-13target-arm: Add the AArch64 view of the Secure physical timerPeter Maydell1-1/+2
2015-08-13target-arm: Add debug check for mismatched cpreg resetsPeter Maydell1-0/+3
2015-08-13target-arm: Add the Hypervisor timerEdgar E. Iglesias1-1/+2
2015-08-13target-arm: Add CNTHCTL_EL2Edgar E. Iglesias1-0/+1
2015-08-13target-arm: Add CNTVOFF_EL2Edgar E. Iglesias1-0/+1
2015-07-09cpu-exec: Purge all uses of ENV_GET_CPU()Peter Crosthwaite1-1/+1
2015-06-19target-arm: Implement PMSAv7 MPUPeter Crosthwaite1-0/+1
generated by cgit v1.1 at 2024-12-27 11:50:50 +0000