aboutsummaryrefslogtreecommitdiff
path: root/target-alpha
AgeCommit message (Expand)AuthorFilesLines
2013-03-12cpu: Move halted and interrupt_request fields to CPUStateAndreas Färber2-4/+3
2013-03-03gen-icount.h: Rename gen_icount_start/end to gen_tb_start/endPeter Maydell1-2/+2
2013-03-03cpu: Introduce ENV_OFFSET macrosAndreas Färber1-0/+1
2013-02-23target-alpha: Use mulu2 for umulh insnRichard Henderson3-10/+18
2013-02-16cpu: Add CPUArchState pointer to CPUStateAndreas Färber1-0/+2
2013-02-16target-alpha: Update AlphaCPU to QOM realizefnAndreas Färber2-4/+14
2013-01-27target-alpha: Catch attempt to instantiate abstract type in cpu_init()Andreas Färber1-2/+6
2013-01-27target-alpha: Detect attempt to instantiate non-CPU type in cpu_init()Andreas Färber1-1/+1
2013-01-27cpu: Add model resolution support to CPUClassAndreas Färber1-0/+8
2013-01-15cpu: Move cpu_index field to CPUStateAndreas Färber1-1/+1
2013-01-08qemu-common.h: Make qemu_init_vcpu() stub static inlineAndreas Färber1-2/+0
2012-12-23Merge branch 'master' of git://git.qemu.org/qemu into qom-cpuAndreas Färber10-22/+22
2012-12-19cpu: Introduce CPUListState structAndreas Färber1-7/+2
2012-12-19fpu: move public header file to include/fpuPaolo Bonzini4-4/+4
2012-12-19softmmu: move include files to include/sysemu/Paolo Bonzini1-1/+1
2012-12-19misc: move include files to include/qemu/Paolo Bonzini3-3/+3
2012-12-19qom: move include files to include/qom/Paolo Bonzini1-1/+1
2012-12-19exec: move include files to include/exec/Paolo Bonzini4-11/+11
2012-12-19build: kill libdis, move disassemblers to disas/Paolo Bonzini1-1/+1
2012-12-19target-alpha: Add support for -cpu ?Andreas Färber2-0/+43
2012-12-19target-alpha: Turn CPU definitions into subclassesAndreas Färber3-58/+180
2012-12-19target-alpha: Avoid leaking the alarm timer over resetAndreas Färber3-3/+7
2012-12-19target-alpha: Let cpu_alpha_init() return AlphaCPUAndreas Färber2-4/+13
2012-12-16exec: refactor cpu_restore_stateBlue Swirl2-13/+9
2012-12-10Merge remote-tracking branch 'stefanha/trivial-patches' into stagingAnthony Liguori1-7/+0
2012-12-08TCG: Use gen_opc_instr_start from context instead of global variable.Evgeny Voevodin1-3/+3
2012-12-08TCG: Use gen_opc_icount from context instead of global variable.Evgeny Voevodin1-1/+1
2012-12-08TCG: Use gen_opc_pc from context instead of global variable.Evgeny Voevodin1-2/+2
2012-12-07target-alpha: Remove t0, t1 from CPUAlphaStateRichard Henderson1-7/+0
2012-11-17TCG: Use gen_opc_buf from context instead of global variable.Evgeny Voevodin1-3/+3
2012-11-17TCG: Use gen_opc_ptr from context instead of global variable.Evgeny Voevodin1-4/+4
2012-11-10disas: avoid using cpu_single_envBlue Swirl1-1/+1
2012-11-01Merge remote-tracking branch 'afaerber/qom-cpu' into stagingAnthony Liguori2-2/+4
2012-10-31target-alpha: Use TCG_CALL_NO_WGRichard Henderson1-10/+10
2012-10-31cpus: Pass CPUState to [qemu_]cpu_has_work()Andreas Färber2-2/+4
2012-10-28target-alpha: rename helper flagsAurelien Jarno1-88/+88
2012-10-23Rename target_phys_addr_t to hwaddrAvi Kivity3-3/+3
2012-09-27Emit debug_insn for CPU_LOG_TB_OP_OPT as well.Richard Henderson1-1/+1
2012-09-25Merge remote-tracking branch 'afaerber/qom-cpu' into stagingAnthony Liguori1-0/+1
2012-09-21target-alpha: Use movcondRichard Henderson1-54/+48
2012-09-21target-alpha: Initialize env->cpu_model_strRichard Henderson1-0/+1
2012-08-04alpha-linux-user: Work around hosted mmap allocation problemsRichard Henderson1-2/+13
2012-06-07build: move other target-*/ objects to nested Makefile.objsPaolo Bonzini1-1/+2
2012-06-07build: move libobj-y variable to nested Makefile.objsPaolo Bonzini1-1/+2
2012-06-07build: move obj-TARGET-y variables to nested Makefile.objsPaolo Bonzini1-0/+1
2012-04-15target-alpha: QOM'ify CPU initAndreas Färber2-11/+21
2012-04-15target-alpha: QOM'ify CPUAndreas Färber4-1/+113
2012-04-14Use uintptr_t for various op related functionsBlue Swirl4-16/+15
2012-04-07Replace Qemu by QEMU in commentsStefan Weil1-1/+1
2012-04-07Replace Qemu by QEMU in internal documentationStefan Weil1-1/+1
generated by cgit v1.1 at 2024-12-27 02:41:56 +0000