index
:
riscv-gnu-toolchain/qemu.git
block
master
stable-0.10
stable-0.11
stable-0.12
stable-0.13
stable-0.14
stable-0.15
stable-1.0
stable-1.1
stable-1.2
stable-1.3
stable-1.4
stable-1.5
stable-1.6
stable-1.7
stable-2.0
stable-2.1
stable-2.10
stable-2.11
stable-2.12
stable-2.2
stable-2.3
stable-2.4
stable-2.5
stable-2.6
stable-2.7
stable-2.8
stable-2.9
stable-3.0
stable-3.1
stable-4.0
stable-4.1
stable-4.2
stable-5.0
stable-6.0
stable-6.1
stable-7.2
stable-8.0
stable-8.1
stable-8.2
stable-9.0
staging
staging-7.2
staging-8.0
staging-8.1
staging-8.2
staging-9.0
Unnamed repository; edit this file 'description' to name the repository.
root
about
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
target-alpha
Age
Commit message (
Expand
)
Author
Files
Lines
2014-09-25
target-alpha: Use cpu_exec_interrupt qom hook
Richard Henderson
3
-0
/
+46
2014-08-12
trace: [tcg] Include TCG-tracing header on all targets
LluĂs Vilanova
1
-0
/
+3
2014-06-05
softmmu: introduce cpu_ldst.h
Paolo Bonzini
2
-3
/
+2
2014-06-05
softmmu: commonize helper definitions
Paolo Bonzini
1
-14
/
+0
2014-06-05
softmmu: move ALIGNED_ONLY to cpu.h
Paolo Bonzini
2
-1
/
+1
2014-06-05
softmmu: make do_unaligned_access a method of CPU
Paolo Bonzini
3
-4
/
+7
2014-05-28
tcg: Invert the inclusion of helper.h
Richard Henderson
7
-12
/
+7
2014-05-14
savevm: Remove all the unneeded version_minimum_id_old (rest)
Juan Quintela
1
-2
/
+0
2014-05-02
target-alpha: Fix RDUSP
Richard Henderson
1
-1
/
+1
2014-04-17
target-alpha: Remove cpu_unique, cpu_sysval, cpu_usp
Richard Henderson
1
-19
/
+18
2014-04-17
target-alpha: Tidy alpha_translate_init
Richard Henderson
1
-35
/
+43
2014-04-17
target-alpha: Don't issue goto_tb under singlestep
Richard Henderson
1
-1
/
+2
2014-04-17
target-alpha: Use non-local temps for zero/sink
Richard Henderson
1
-2
/
+2
2014-04-17
target-alpha: Use extract to get insn fields
Richard Henderson
1
-27
/
+22
2014-04-17
target-alpha: Convert mfpr/mtpr to source/sink
Richard Henderson
1
-33
/
+19
2014-04-17
target-alpha: Convert gen_cpys et al to source/sink
Richard Henderson
1
-76
/
+24
2014-04-17
target-alpha: Convert gen_fcvtlq/ql to source/sink
Richard Henderson
3
-50
/
+36
2014-04-17
target-alpha: Convert gen_fcmov to source/sink
Richard Henderson
1
-30
/
+14
2014-04-17
target-alpha: Convert gen_bcond to source/sink
Richard Henderson
1
-18
/
+6
2014-04-17
target-alpha: Convert most ieee insns to source/sink
Richard Henderson
1
-52
/
+17
2014-04-17
target-alpha: Convert gen_ieee_input to source/sink
Richard Henderson
1
-19
/
+13
2014-04-17
target-alpha: Convert MVIOP2 to source/sink
Richard Henderson
1
-19
/
+4
2014-04-17
target-alpha: Convert ARITH3 to source/sink
Richard Henderson
1
-69
/
+39
2014-04-17
target-alpha: Convert FARITH3 to source/sink
Richard Henderson
1
-53
/
+12
2014-04-17
target-alpha: Convert FARITH2 to source/sink
Richard Henderson
1
-32
/
+11
2014-04-17
target-alpha: Convert gen_zap/not to source/sink
Richard Henderson
1
-30
/
+11
2014-04-17
target-alpha: Convert gen_ins_h/l to source/sink
Richard Henderson
1
-61
/
+50
2014-04-17
target-alpha: Convert gen_ext_h/l to source/sink
Richard Henderson
1
-40
/
+26
2014-04-17
target-alpha: Convert gen_msk_h/l to source/sink
Richard Henderson
1
-28
/
+19
2014-04-17
target-alpha: Convert gen_cmov to source/sink
Richard Henderson
1
-44
/
+22
2014-04-17
target-alpha: Convert ARITH3_EX to source/sink
Richard Henderson
1
-43
/
+6
2014-04-17
target-alpha: Convert gen_cmp to source/sink
Richard Henderson
1
-35
/
+5
2014-04-17
target-alpha: Convert gen_store_conditional to source/sink
Richard Henderson
1
-5
/
+1
2014-04-17
target-alpha: Convert gen_load/store_mem to source/sink
Richard Henderson
1
-38
/
+29
2014-04-17
target-alpha: Convert opcode 0x1F to source/sink
Richard Henderson
1
-20
/
+10
2014-04-17
target-alpha: Convert opcode 0x1E to source/sink
Richard Henderson
1
-2
/
+4
2014-04-17
target-alpha: Convert opcode 0x1C to source/sink
Richard Henderson
1
-54
/
+19
2014-04-17
target-alpha: Convert opcode 0x1B to source/sink
Richard Henderson
1
-19
/
+13
2014-04-17
target-alpha: Convert opcode 0x1A to source/sink
Richard Henderson
1
-5
/
+4
2014-04-17
target-alpha: Convert opcode 0x18 to source/sink
Richard Henderson
1
-9
/
+9
2014-04-17
target-alpha: Convert opcode 0x17 to source/sink
Richard Henderson
1
-21
/
+20
2014-04-17
target-alpha: Convert opcode 0x14 to source/sink
Richard Henderson
1
-26
/
+18
2014-04-17
target-alpha: Convert opcode 0x13 to source/sink
Richard Henderson
1
-39
/
+10
2014-04-17
target-alpha: Convert opcode 0x12 to source/sink
Richard Henderson
1
-36
/
+27
2014-04-17
target-alpha: Convert opcode 0x11 to source/sink
Richard Henderson
1
-89
/
+37
2014-04-17
target-alpha: Introduce functions for source/sink
Richard Henderson
1
-233
/
+163
2014-04-17
target-alpha: Introduce REQUIRE_REG_31
Richard Henderson
1
-26
/
+44
2014-04-17
target-alpha: Introduce REQUIRE_TB_FLAG
Richard Henderson
1
-184
/
+133
2014-04-17
target-alpha: fix the braces
Paolo Bonzini
1
-133
/
+180
2014-03-17
target-alpha: fix subl and s8subl indentation
Paolo Bonzini
1
-1
/
+2
[next]