index
:
riscv-gnu-toolchain/qemu.git
block
master
stable-0.10
stable-0.11
stable-0.12
stable-0.13
stable-0.14
stable-0.15
stable-1.0
stable-1.1
stable-1.2
stable-1.3
stable-1.4
stable-1.5
stable-1.6
stable-1.7
stable-2.0
stable-2.1
stable-2.10
stable-2.11
stable-2.12
stable-2.2
stable-2.3
stable-2.4
stable-2.5
stable-2.6
stable-2.7
stable-2.8
stable-2.9
stable-3.0
stable-3.1
stable-4.0
stable-4.1
stable-4.2
stable-5.0
stable-6.0
stable-6.1
stable-7.2
stable-8.0
stable-8.1
stable-8.2
stable-9.0
stable-9.1
stable-9.2
staging
staging-7.2
staging-8.0
staging-8.1
staging-8.2
staging-9.0
staging-9.1
staging-9.2
Unnamed repository; edit this file 'description' to name the repository.
root
about
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
target-alpha
/
translate.c
Age
Commit message (
Expand
)
Author
Files
Lines
2008-09-30
target-alpha: convert palcode ops to TCG
aurel32
1
-241
/
+197
2008-09-30
target-alpha: convert locked load/store to TCG
aurel32
1
-40
/
+52
2008-09-29
target-alpha: misc fixes
aurel32
1
-53
/
+41
2008-09-29
target-alpha: convert FP ops to TCG
aurel32
1
-269
/
+267
2008-09-29
target-alpha: factorize load/store code
aurel32
1
-134
/
+65
2008-09-18
target-alpha: switch most load/store ops to TCG
aurel32
1
-20
/
+128
2008-09-18
target-alpha: convert remaining arith3 functions to TCG
aurel32
1
-58
/
+39
2008-09-18
target-alpha: fix one more literal sign issue
aurel32
1
-1
/
+1
2008-09-18
target-alpha: instruction decoding simplification
aurel32
1
-234
/
+134
2008-09-18
target-alpha: convert cmp* instructions to TCG
aurel32
1
-5
/
+37
2008-09-18
alpha: fix a missing literal sign issue
aurel32
1
-4
/
+4
2008-09-18
target-alpha: switch a few helpers to TCG
aurel32
1
-11
/
+11
2008-09-17
target-alpha: convert byte manipulation instructions to TCG
aurel32
1
-23
/
+110
2008-09-17
alpha: convert cmov and bcond to TCG
aurel32
1
-41
/
+69
2008-09-16
target-alpha: small optimizations
aurel32
1
-2
/
+2
2008-09-16
target-alpha: fix TCG register names
aurel32
1
-2
/
+2
2008-09-16
target-alpha: convert some arith3 instructions to TCG
aurel32
1
-83
/
+408
2008-09-16
target-alpha: convert arith2 instructions to TCG
aurel32
1
-27
/
+49
2008-09-14
alpha: fix lit sign
aurel32
1
-3
/
+3
2008-09-05
fix alpha cmovxx instruction
aurel32
1
-5
/
+5
2008-09-04
alpha: convert a few more instructions to TCG
aurel32
1
-58
/
+28
2008-09-04
alpha: directly access ir registers
aurel32
1
-244
/
+145
2008-09-04
convert of few alpha insn to TCG
aurel32
1
-30
/
+62
2008-08-17
Fix warnings that would be generated by gcc -Wstrict-prototypes
blueswir1
1
-1
/
+1
2008-07-18
Small cleanup of gen_intermediate_code(_internal), by Laurent Desnogues.
ths
1
-9
/
+7
2008-06-29
Add missing static qualifiers.
pbrook
1
-2
/
+2
2008-06-29
Add instruction counter.
pbrook
1
-1
/
+32
2008-04-28
Factorize code in translate.c
aurel32
1
-0
/
+5
2008-04-11
Remove osdep.c/qemu-img code duplication
aurel32
1
-0
/
+1
2008-02-01
use the TCG code generator
bellard
1
-28
/
+2
2007-11-10
added cpu_model parameter to cpu_init()
bellard
1
-1
/
+2
2007-10-28
Alpha coding style and inlining fixes.
j_mayer
1
-64
/
+80
2007-10-14
Allow Alpha target to use supervisor and executive mode micro-ops.
j_mayer
1
-6
/
+6
2007-09-16
find -type f | xargs sed -i 's/[\t ]$//g' # on most files
ths
1
-9
/
+9
2007-09-11
Fix tb->size mishandling, by Daniel Jacobowitz.
ths
1
-1
/
+0
2007-06-03
Avoid compiler warning.
ths
1
-0
/
+2
2007-04-14
Fix miscellaneous display warnings for PowerPC & alpha targets
j_mayer
1
-1
/
+2
2007-04-05
Alpha architecture emulation core.
j_mayer
1
-0
/
+2117