index
:
riscv-gnu-toolchain/qemu.git
block
master
stable-0.10
stable-0.11
stable-0.12
stable-0.13
stable-0.14
stable-0.15
stable-1.0
stable-1.1
stable-1.2
stable-1.3
stable-1.4
stable-1.5
stable-1.6
stable-1.7
stable-2.0
stable-2.1
stable-2.10
stable-2.11
stable-2.12
stable-2.2
stable-2.3
stable-2.4
stable-2.5
stable-2.6
stable-2.7
stable-2.8
stable-2.9
stable-3.0
stable-3.1
stable-4.0
stable-4.1
stable-4.2
stable-5.0
stable-6.0
stable-6.1
stable-7.2
stable-8.0
stable-8.1
stable-8.2
stable-9.0
staging
staging-7.2
staging-8.0
staging-8.1
staging-8.2
staging-9.0
Unnamed repository; edit this file 'description' to name the repository.
root
about
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
sparc-dis.c
Age
Commit message (
Expand
)
Author
Files
Lines
2010-04-14
sparc: Fix compiler warning (fprintf format string)
Stefan Weil
1
-1
/
+1
2010-01-13
Sparc: comment out unused variable, spotted by clang
Blue Swirl
1
-2
/
+2
2009-07-31
Fix Sparse warnings: "Using plain integer as NULL pointer"
Blue Swirl
1
-7
/
+7
2009-07-16
Update to a hopefully more future proof FSF address
Blue Swirl
1
-9
/
+5
2009-01-14
Make OpenBSD sparc-softmmu compile warning free
blueswir1
1
-1
/
+0
2008-10-26
Update from binutils 2.17
blueswir1
1
-579
/
+627
2008-10-26
Document the binutils source files used in constructing sparc-dis.c
blueswir1
1
-0
/
+11
2008-10-26
Fix undeclared symbol warnings from sparse
blueswir1
1
-3
/
+3
2008-10-01
Change some qualifiers to static
blueswir1
1
-10
/
+11
2008-10-01
Remove unused functions
blueswir1
1
-67
/
+0
2007-10-06
More detabification
blueswir1
1
-2041
/
+2041
2007-09-17
find -type f | xargs sed -i 's/[\t ]*$//g' # Yes, again. Note the star in the...
ths
1
-7
/
+7
2007-09-16
find -type f | xargs sed -i 's/[\t ]$//g' # on most files
ths
1
-17
/
+17
2007-06-01
Constification
blueswir1
1
-7
/
+7
2007-05-27
Spelling fix (Mark Glines)
blueswir1
1
-1
/
+1
2006-07-18
sparc64 fixes (Blue Swirl)
bellard
1
-1
/
+3
2005-10-30
ASI printing (Blue Swirl)
bellard
1
-13
/
+62
2003-06-09
added ARM and Sparc disassemblers
bellard
1
-0
/
+3214