aboutsummaryrefslogtreecommitdiff
path: root/linux-user/riscv
AgeCommit message (Expand)AuthorFilesLines
2019-06-25RISC-V: Update syscall list for 32-bit support.Jim Wilson1-1/+14
2019-06-12Supply missing header guardsMarkus Armbruster3-0/+15
2019-06-12Include qemu-common.h exactly where neededMarkus Armbruster1-0/+1
2019-06-10target/riscv: Use env_cpu, env_archcpuRichard Henderson1-1/+1
2019-06-10cpu: Replace ENV_GET_CPU with env_cpuRichard Henderson1-1/+1
2019-05-24linux-user/riscv: Add the CPU type as a commentAlistair Francis1-0/+1
2019-05-13linux-user/nios2 linux-user/riscv: Clean up header guardsMarkus Armbruster3-7/+7
2019-03-19RISC-V: linux-user support for RVE ABIKito Cheng1-1/+14
2019-02-11RISC-V: Use riscv prefix consistently on cpu helpersMichael Clark1-2/+2
2018-11-12linux-user: Don't call gdb_handlesig() before queue_signal()Peter Maydell1-1/+1
2018-06-04linux-user: move generic signal definitions to generic/signal.hLaurent Vivier1-0/+2
2018-06-04linux-user: move get_sp_from_cpustate() to target_cpu.hLaurent Vivier3-7/+4
2018-06-04linux-user: move generic fcntl definitions to generic/fcntl.hLaurent Vivier1-0/+11
2018-05-25linux-user: move socket.h generic definitions to generic/sockbits.hLaurent Vivier1-0/+1
2018-05-03linux-user: introduce target_sigsp() and target_save_altstack()Laurent Vivier1-19/+9
2018-04-30linux-user: move riscv cpu loop to riscv directoryLaurent Vivier1-0/+92
2018-04-30linux-user: create a dummy per arch cpu_loop.cLaurent Vivier1-0/+26
2018-04-30linux-user: define TARGET_ARCH_HAS_SETUP_FRAMELaurent Vivier1-4/+0
2018-04-30linux-user: move riscv signal.c parts to riscv directoryLaurent Vivier2-0/+203
2018-04-30linux-user: create a dummy per arch signal.cLaurent Vivier1-0/+18
2018-04-30linux-user: set minimum uname for RISC-VAlex Bennée1-1/+1
2018-03-07RISC-V Linux User EmulationMichael Clark7-0/+666