index
:
riscv-gnu-toolchain/qemu.git
block
master
stable-0.10
stable-0.11
stable-0.12
stable-0.13
stable-0.14
stable-0.15
stable-1.0
stable-1.1
stable-1.2
stable-1.3
stable-1.4
stable-1.5
stable-1.6
stable-1.7
stable-2.0
stable-2.1
stable-2.10
stable-2.11
stable-2.12
stable-2.2
stable-2.3
stable-2.4
stable-2.5
stable-2.6
stable-2.7
stable-2.8
stable-2.9
stable-3.0
stable-3.1
stable-4.0
stable-4.1
stable-4.2
stable-5.0
stable-6.0
stable-6.1
stable-7.2
stable-8.0
stable-8.1
stable-8.2
stable-9.0
stable-9.1
stable-9.2
staging
staging-7.2
staging-8.0
staging-8.1
staging-8.2
staging-9.0
staging-9.1
staging-9.2
Unnamed repository; edit this file 'description' to name the repository.
root
about
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
linux-user
/
riscv
Age
Commit message (
Expand
)
Author
Files
Lines
2021-05-15
linux-user: Pass CPUArchState to target_restore_altstack
Richard Henderson
1
-1
/
+1
2021-05-15
linux-user: Use target_restore_altstack in all sigreturn
Richard Henderson
1
-5
/
+1
2021-03-24
linux-user/riscv: initialise the TaskState heap/stack info
Alex Bennée
1
-0
/
+5
2021-03-10
semihosting: Move include/hw/semihosting/ -> include/semihosting/
Philippe Mathieu-Daudé
1
-1
/
+1
2021-01-18
riscv: Add semihosting support for user mode
Kito Cheng
1
-0
/
+5
2020-10-26
linux-user: update syscall_nr.h to Linux 5.9-rc7
Laurent Vivier
2
-2
/
+14
2020-08-27
linux-user: Add generic 'termbits.h' for some archs
Filip Bozuta
1
-227
/
+1
2020-08-27
linux-user: Add strace support for printing arguments of syscalls used to loc...
Filip Bozuta
1
-2
/
+3
2020-04-29
linux-user/riscv: fix up struct target_ucontext definition
LIU Zhiwei
1
-1
/
+2
2020-03-20
linux-user/riscv: Update the syscall_nr's to the 5.5 kernel
Alistair Francis
3
-292
/
+598
2019-11-06
linux-user: Introduce cpu_clone_regs_parent
Richard Henderson
1
-0
/
+4
2019-11-06
linux-user: Rename cpu_clone_regs to cpu_clone_regs_child
Richard Henderson
1
-1
/
+2
2019-10-28
linux-user/riscv: Propagate fault address
Giuseppe Musacchio
1
-1
/
+2
2019-06-25
RISC-V: Update syscall list for 32-bit support.
Jim Wilson
1
-1
/
+14
2019-06-12
Supply missing header guards
Markus Armbruster
3
-0
/
+15
2019-06-12
Include qemu-common.h exactly where needed
Markus Armbruster
1
-0
/
+1
2019-06-10
target/riscv: Use env_cpu, env_archcpu
Richard Henderson
1
-1
/
+1
2019-06-10
cpu: Replace ENV_GET_CPU with env_cpu
Richard Henderson
1
-1
/
+1
2019-05-24
linux-user/riscv: Add the CPU type as a comment
Alistair Francis
1
-0
/
+1
2019-05-13
linux-user/nios2 linux-user/riscv: Clean up header guards
Markus Armbruster
3
-7
/
+7
2019-03-19
RISC-V: linux-user support for RVE ABI
Kito Cheng
1
-1
/
+14
2019-02-11
RISC-V: Use riscv prefix consistently on cpu helpers
Michael Clark
1
-2
/
+2
2018-11-12
linux-user: Don't call gdb_handlesig() before queue_signal()
Peter Maydell
1
-1
/
+1
2018-06-04
linux-user: move generic signal definitions to generic/signal.h
Laurent Vivier
1
-0
/
+2
2018-06-04
linux-user: move get_sp_from_cpustate() to target_cpu.h
Laurent Vivier
3
-7
/
+4
2018-06-04
linux-user: move generic fcntl definitions to generic/fcntl.h
Laurent Vivier
1
-0
/
+11
2018-05-25
linux-user: move socket.h generic definitions to generic/sockbits.h
Laurent Vivier
1
-0
/
+1
2018-05-03
linux-user: introduce target_sigsp() and target_save_altstack()
Laurent Vivier
1
-19
/
+9
2018-04-30
linux-user: move riscv cpu loop to riscv directory
Laurent Vivier
1
-0
/
+92
2018-04-30
linux-user: create a dummy per arch cpu_loop.c
Laurent Vivier
1
-0
/
+26
2018-04-30
linux-user: define TARGET_ARCH_HAS_SETUP_FRAME
Laurent Vivier
1
-4
/
+0
2018-04-30
linux-user: move riscv signal.c parts to riscv directory
Laurent Vivier
2
-0
/
+203
2018-04-30
linux-user: create a dummy per arch signal.c
Laurent Vivier
1
-0
/
+18
2018-04-30
linux-user: set minimum uname for RISC-V
Alex Bennée
1
-1
/
+1
2018-03-07
RISC-V Linux User Emulation
Michael Clark
7
-0
/
+666