index
:
riscv-gnu-toolchain/qemu.git
block
master
stable-0.10
stable-0.11
stable-0.12
stable-0.13
stable-0.14
stable-0.15
stable-1.0
stable-1.1
stable-1.2
stable-1.3
stable-1.4
stable-1.5
stable-1.6
stable-1.7
stable-2.0
stable-2.1
stable-2.10
stable-2.11
stable-2.12
stable-2.2
stable-2.3
stable-2.4
stable-2.5
stable-2.6
stable-2.7
stable-2.8
stable-2.9
stable-3.0
stable-3.1
stable-4.0
stable-4.1
stable-4.2
stable-5.0
stable-6.0
stable-6.1
stable-7.2
stable-8.0
stable-8.1
stable-8.2
stable-9.0
stable-9.1
stable-9.2
staging
staging-7.2
staging-8.0
staging-8.1
staging-8.2
staging-9.0
staging-9.1
staging-9.2
Unnamed repository; edit this file 'description' to name the repository.
root
about
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
linux-user
/
arm
/
target_cpu.h
Age
Commit message (
Expand
)
Author
Files
Lines
2020-11-15
linux user: Fix Lesser GPL version number
Chetan Pant
1
-1
/
+1
2019-11-06
linux-user: Introduce cpu_clone_regs_parent
Richard Henderson
1
-0
/
+4
2019-11-06
linux-user: Rename cpu_clone_regs to cpu_clone_regs_child
Richard Henderson
1
-1
/
+2
2019-09-11
linux-user/arm: Adjust MAX_RESERVED_VA for M-profile
Richard Henderson
1
-3
/
+21
2019-09-11
linux-user: Pass CPUState to MAX_RESERVED_VA
Richard Henderson
1
-1
/
+1
2018-06-04
linux-user: move get_sp_from_cpustate() to target_cpu.h
Laurent Vivier
1
-0
/
+4
2017-10-16
linux-user: Tidy and enforce reserved_va initialization
Richard Henderson
1
-0
/
+4
2016-07-12
linux-user: Clean up target_cpu.h header guards
Markus Armbruster
1
-2
/
+2
2015-03-16
linux-user: Access correct register for get/set_tls syscalls on ARM TZ CPUs
Mikhail Ilyin
1
-1
/
+14
2014-12-11
target-arm: make c13 cp regs banked (FCSEIDR, ...)
Fabian Aggeler
1
-1
/
+1
2014-01-07
target-arm: Widen thread-local register state fields to 64 bits
Peter Maydell
1
-1
/
+1
2013-07-09
linux-user: Move cpu_clone_regs() and cpu_set_tls() into linux-user
Peter Maydell
1
-0
/
+35