aboutsummaryrefslogtreecommitdiff
path: root/include
AgeCommit message (Expand)AuthorFilesLines
2023-01-08include/hw/cxl: Include hw/cxl/*.h where neededMarkus Armbruster2-0/+2
2023-01-08include/hw/cxl: Move typedef PXBDev to cxl.h, and put it to useMarkus Armbruster2-2/+3
2023-01-08include/hw/pci: Break inclusion loop pci_bridge.h and cxl.hMarkus Armbruster15-22/+4
2023-01-08virtio-pci: add support for configure interruptCindy Lu1-1/+3
2023-01-08virtio-net: add support for configure interruptCindy Lu1-0/+2
2023-01-08vhost: add support for configure interruptCindy Lu1-0/+4
2023-01-08virtio: add support for configure interruptCindy Lu1-0/+4
2023-01-08vhost: introduce new VhostOps vhost_set_config_callCindy Lu1-0/+3
2023-01-08virtio: introduce macro VIRTIO_CONFIG_IRQ_IDXCindy Lu1-0/+3
2023-01-08vhost-user: Fix the virtio features negotiation flawHyman Huang(黄勇)1-0/+2
2023-01-08vhost-user: Refactor vhost acked features savingHyman Huang(黄勇)1-0/+1
2023-01-07Merge tag 'pull-loongarch-20230106' of https://gitlab.com/gaosong/qemu into s...Peter Maydell3-9/+8
2023-01-06Merge tag 'pull-riscv-to-apply-20230106' of https://github.com/alistair23/qem...Peter Maydell9-17/+27
2023-01-06Merge tag 'pull-tcg-20230105' of https://gitlab.com/rth7680/qemu into stagingPeter Maydell4-78/+84
2023-01-06hw/intc/loongarch_pch: Change default irq number of pch irq controllerTianrui Zhao3-4/+4
2023-01-06hw/intc/loongarch_pch_pic: add irq number propertyTianrui Zhao1-3/+2
2023-01-06hw/intc/loongarch_pch_msi: add irq number propertyTianrui Zhao2-2/+2
2023-01-06hw/intc: sifive_plic: Change "priority-base" to start from interrupt source 0Bin Meng5-5/+5
2023-01-06hw/riscv: virt: Fix the value of "riscv, ndev" in the dtbBin Meng1-3/+2
2023-01-06hw/riscv: sifive_e: Fix the number of interrupt sources of PLICBin Meng1-1/+6
2023-01-06hw/riscv: microchip_pfsoc: Fix the number of interrupt sources of PLICBin Meng1-1/+1
2023-01-06hw/intc: sifive_plic: Drop PLICMode_HBin Meng1-1/+0
2023-01-06hw/{misc, riscv}: pfsoc: add system controller as unimplementedConor Dooley3-0/+5
2023-01-06hw/riscv: pfsoc: add missing FICs as unimplementedConor Dooley1-0/+2
2023-01-06hw/misc: pfsoc: add fabric clocks to ioscbConor Dooley1-0/+1
2023-01-06hw/riscv: virt: Remove the redundant ipi-id propertyAtish Patra1-1/+0
2023-01-06hw/riscv/opentitan: add aon_timer base unimplWilfred Mallawa1-0/+1
2023-01-06hw/riscv/opentitan: bump opentitanWilfred Mallawa1-5/+4
2023-01-06KVM: remove support for kernel-irqchip=offPaolo Bonzini1-1/+1
2023-01-06ide: Add 8-bit data modeLubomir Rintel1-0/+1
2023-01-06hw: Reduce "qemu/accel.h" inclusionPhilippe Mathieu-Daudé1-1/+0
2023-01-06typedefs: Forward-declare AccelStatePhilippe Mathieu-Daudé2-2/+3
2023-01-05tcg: Reorg function callsRichard Henderson2-3/+4
2023-01-05tcg: Use output_pref wrapper functionRichard Henderson1-0/+5
2023-01-05tcg: Vary the allocation size for TCGOpRichard Henderson2-32/+16
2023-01-05tcg: Pass number of arguments to tcg_emit_op() / tcg_op_insert_*()Philippe Mathieu-Daudé2-4/+6
2023-01-05tcg: Introduce tcg_type_sizeRichard Henderson1-0/+16
2023-01-05tcg: Move TCG_TYPE_COUNT outside enumRichard Henderson1-1/+2
2023-01-05tcg: Add temp_subindex to TCGTempRichard Henderson1-0/+1
2023-01-05tcg: Move TCG_{LOW,HIGH} to tcg-internal.hRichard Henderson2-40/+5
2023-01-05tcg: Introduce paired register allocationRichard Henderson1-0/+2
2023-01-05i.MX7D: Connect IRQs to GPIO devices.Jean-Christophe Dubois1-0/+15
2023-01-05i.MX6UL: Add a specific GPT timer instance for the i.MX6ULJean-Christophe Dubois1-0/+1
2023-01-05i.MX7D: Connect GPT timers to IRQJean-Christophe Dubois1-0/+5
2023-01-05hw/arm/smmu-common: Reduce smmu_inv_notifiers_mr() scopePhilippe Mathieu-Daudé1-3/+0
2023-01-05hw/input/tsc2xxx: Constify set_transform()'s MouseTransformInfo argPhilippe Mathieu-Daudé1-2/+2
2023-01-05hw/timer/imx_epit: remove explicit fields cnt and freqAxel Heider1-2/+0
2023-01-05hw/timer/imx_epit: define SR_OCIFAxel Heider1-0/+2
2023-01-05hw/timer/imx_epit: cleanup CR definesAxel Heider1-2/+2
2023-01-04qemu/main-loop: Introduce QEMU_IOTHREAD_LOCK_GUARDRichard Henderson1-0/+29
generated by cgit v1.1 at 2025-01-11 15:00:46 +0000