index
:
riscv-gnu-toolchain/qemu.git
block
master
stable-0.10
stable-0.11
stable-0.12
stable-0.13
stable-0.14
stable-0.15
stable-1.0
stable-1.1
stable-1.2
stable-1.3
stable-1.4
stable-1.5
stable-1.6
stable-1.7
stable-2.0
stable-2.1
stable-2.10
stable-2.11
stable-2.12
stable-2.2
stable-2.3
stable-2.4
stable-2.5
stable-2.6
stable-2.7
stable-2.8
stable-2.9
stable-3.0
stable-3.1
stable-4.0
stable-4.1
stable-4.2
stable-5.0
stable-6.0
stable-6.1
stable-7.2
stable-8.0
stable-8.1
stable-8.2
stable-9.0
stable-9.1
stable-9.2
staging
staging-7.2
staging-8.0
staging-8.1
staging-8.2
staging-9.0
staging-9.1
staging-9.2
Unnamed repository; edit this file 'description' to name the repository.
root
about
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
include
Age
Commit message (
Expand
)
Author
Files
Lines
2020-09-09
hw/riscv: Move sifive_clint model to hw/intc
Bin Meng
1
-0
/
+0
2020-09-09
hw/riscv: Move sifive_gpio model to hw/gpio
Bin Meng
3
-2
/
+2
2020-09-09
hw/riscv: Move sifive_u_otp model to hw/misc
Bin Meng
2
-1
/
+1
2020-09-09
hw/riscv: Move sifive_u_prci model to hw/misc
Bin Meng
2
-1
/
+1
2020-09-09
hw/riscv: Move sifive_e_prci model to hw/misc
Bin Meng
1
-0
/
+0
2020-09-09
hw/riscv: sifive_u: Connect a DMA controller
Bin Meng
1
-0
/
+11
2020-09-09
hw/riscv: clint: Avoid using hard-coded timebase frequency
Bin Meng
1
-1
/
+3
2020-09-09
hw/riscv: microchip_pfsoc: Hook GPIO controllers
Bin Meng
1
-0
/
+3
2020-09-09
hw/riscv: microchip_pfsoc: Connect 2 Cadence GEMs
Bin Meng
1
-0
/
+7
2020-09-09
hw/net: cadence_gem: Add a new 'phy-addr' property
Bin Meng
1
-0
/
+2
2020-09-09
hw/riscv: microchip_pfsoc: Connect a DMA controller
Bin Meng
1
-0
/
+11
2020-09-09
hw/dma: Add SiFive platform DMA controller emulation
Bin Meng
1
-0
/
+57
2020-09-09
hw/riscv: microchip_pfsoc: Connect a Cadence SDHCI controller and an SD card
Bin Meng
1
-0
/
+4
2020-09-09
hw/sd: Add Cadence SDHCI emulation
Bin Meng
1
-0
/
+47
2020-09-09
hw/riscv: microchip_pfsoc: Connect 5 MMUARTs
Bin Meng
1
-0
/
+20
2020-09-09
hw/char: Add Microchip PolarFire SoC MMUART emulation
Bin Meng
1
-0
/
+61
2020-09-09
hw/riscv: Initial support for Microchip PolarFire SoC Icicle Kit board
Bin Meng
1
-0
/
+88
2020-09-09
hw/riscv: hart: Add a new 'resetvec' property
Bin Meng
1
-0
/
+1
2020-09-09
pc87312: Rename TYPE_PC87312_SUPERIO to TYPE_PC87312
Eduardo Habkost
1
-2
/
+2
2020-09-09
sabre: Rename SABRE_DEVICE to SABRE
Eduardo Habkost
1
-1
/
+1
2020-09-09
esp: Rename ESP_STATE to ESP
Eduardo Habkost
1
-1
/
+1
2020-09-09
ahci: Rename ICH_AHCI to ICH9_AHCI
Eduardo Habkost
1
-1
/
+1
2020-09-09
vmgenid: Rename VMGENID_DEVICE to TYPE_VMGENID
Eduardo Habkost
1
-3
/
+3
2020-09-09
ap-device: Rename AP_DEVICE_TYPE to TYPE_AP_DEVICE
Eduardo Habkost
1
-2
/
+2
2020-09-09
gpex: Fix type checking function name
Eduardo Habkost
1
-1
/
+1
2020-09-09
Use OBJECT_DECLARE_SIMPLE_TYPE when possible
Eduardo Habkost
8
-40
/
+16
2020-09-09
Use OBJECT_DECLARE_TYPE where possible
Eduardo Habkost
45
-180
/
+90
2020-09-09
Use DECLARE_*CHECKER* when possible (--force mode)
Eduardo Habkost
4
-18
/
+12
2020-09-09
Use DECLARE_*CHECKER* macros
Eduardo Habkost
379
-1338
/
+994
2020-09-09
Move QOM typedefs and add missing includes
Eduardo Habkost
379
-918
/
+1661
2020-09-08
Delete duplicate QOM typedefs
Eduardo Habkost
1
-4
/
+4
2020-09-08
qom: Make type checker functions accept const pointers
Eduardo Habkost
1
-3
/
+3
2020-09-08
qom: DECLARE_*_CHECKERS macros
Eduardo Habkost
1
-14
/
+58
2020-09-08
qom: Allow class type name to be specified in OBJECT_DECLARE*
Eduardo Habkost
1
-17
/
+18
2020-09-08
qom: provide convenient macros for declaring and defining types
Daniel P. Berrangé
1
-0
/
+277
2020-09-08
qom: make object_ref/unref use a void * instead of Object *.
Daniel P. Berrangé
1
-2
/
+2
2020-09-08
memory: Remove kernel-doc comment marker
Eduardo Habkost
1
-1
/
+1
2020-09-08
spapr_numa: create a vcpu associativity helper
Daniel Henrique Barboza
1
-1
/
+6
2020-09-08
spapr, spapr_numa: move lookup-arrays handling to spapr_numa.c
Daniel Henrique Barboza
1
-0
/
+2
2020-09-08
spapr, spapr_numa: handle vcpu ibm,associativity
Daniel Henrique Barboza
1
-0
/
+2
2020-09-08
spapr: introduce SpaprMachineState::numa_assoc_array
Daniel Henrique Barboza
3
-1
/
+24
2020-09-08
ppc/spapr_nvdimm: turn spapr_dt_nvdimm() static
Daniel Henrique Barboza
1
-1
/
+0
2020-09-08
ppc: introducing spapr_numa.c NUMA code helper
Daniel Henrique Barboza
1
-0
/
+20
2020-09-08
target/arm: Move start-powered-off property to generic CPUState
Thiago Jung Bauermann
1
-0
/
+4
2020-09-08
spapr, spapr_nvdimm: fold NVDIMM validation in the same place
Daniel Henrique Barboza
1
-2
/
+2
2020-09-08
ppc/pnv: Add a HIOMAP erase command
Cédric Le Goater
1
-0
/
+1
2020-09-08
spapr/xive: Add a 'hv-prio' property to represent the KVM escalation priority
Cédric Le Goater
1
-0
/
+2
2020-09-08
spapr: Remove unnecessary DRC type-checker macros
David Gibson
1
-42
/
+1
2020-09-07
block: Leave BDS.backing_{file,format} constant
Max Reitz
1
-5
/
+16
2020-09-07
block: Inline bdrv_co_block_status_from_*()
Max Reitz
1
-22
/
+0
[prev]
[next]