aboutsummaryrefslogtreecommitdiff
path: root/include/hw
AgeCommit message (Expand)AuthorFilesLines
2022-04-22hw/intc: Make RISC-V ACLINT mtime MMIO register writableFrank Chang1-0/+1
2022-04-22riscv: opentitan: Connect opentitan SPI HostWilfred Mallawa1-9/+21
2022-04-22hw/ssi: Add Ibex SPI device modelWilfred Mallawa1-0/+94
2022-04-21Merge tag 'misc-pull-request' of gitlab.com:marcandre.lureau/qemu into stagingRichard Henderson3-5/+5
2022-04-21Merge tag 'pull-target-arm-20220421' of https://git.linaro.org/people/pmaydel...Richard Henderson9-36/+458
2022-04-21compiler.h: replace QEMU_NORETURN with G_NORETURNMarc-André Lureau3-5/+5
2022-04-21hw/misc: Add PWRON STRAP bit fields in GCR moduleHao Wu1-0/+30
2022-04-21hw/core/irq: remove unused 'qemu_irq_split' functionZongyuan Li1-5/+0
2022-04-21hw/arm/exynos4210: Drop Exynos4210Irq structPeter Maydell1-6/+0
2022-04-21hw/arm/exynos4210: Put combiners into state structPeter Maydell2-0/+60
2022-04-21hw/arm/exynos4210: Fold combiner splits into exynos4210_init_board_irqs()Peter Maydell1-2/+4
2022-04-21hw/arm/exynos4210: Don't connect multiple lines to external GIC inputsPeter Maydell1-1/+1
2022-04-21hw/arm/exynos4210: Use TYPE_SPLIT_IRQ in exynos4210_init_board_irqs()Peter Maydell1-0/+9
2022-04-21hw/arm/exynos4210: Delete unused macro definitionsPeter Maydell1-4/+0
2022-04-21hw/arm/exynos4210: Move exynos4210_combiner_get_gpioin() into exynos4210.cPeter Maydell1-11/+0
2022-04-21hw/arm/exynos4210: Drop ext_gic_irq[] from Exynos4210Irq structPeter Maydell1-1/+0
2022-04-21hw/arm/exynos4210: Put external GIC into state structPeter Maydell2-0/+45
2022-04-21hw/arm/exynos4210: Move exynos4210_init_board_irqs() into exynos4210.cPeter Maydell1-4/+0
2022-04-21hw/arm/exynos4210: Coalesce board_irqs and irq_tablePeter Maydell1-6/+2
2022-04-21hw/arm/exynos4210: Drop int_gic_irq[] from Exynos4210Irq structPeter Maydell1-1/+0
2022-04-21hw/arm/exynos4210: Put a9mpcore device into state structPeter Maydell1-0/+2
2022-04-21hw/arm/exynos4210: Use TYPE_OR_IRQ instead of custom OR-gate devicePeter Maydell1-0/+1
2022-04-21hw/arm: versal: Connect the CRLEdgar E. Iglesias1-0/+4
2022-04-21hw/misc: Add a model of the Xilinx Versal CRLEdgar E. Iglesias1-0/+235
2022-04-21hw/arm: versal: Add the Cortex-R5FsEdgar E. Iglesias1-0/+10
2022-04-21hw/arm: versal: Create an APU CPU ClusterEdgar E. Iglesias1-0/+2
2022-04-21hw/arm/xlnx-zynqmp: Connect 4 TTC timersEdgar E. Iglesias1-0/+4
2022-04-21timer: cadence_ttc: Break out header file to allow embeddingEdgar E. Iglesias1-0/+54
2022-04-20hw/ppc: change indentation to spaces from TABsGuo Zhi1-5/+5
2022-04-20ppc/pnv: Remove PnvPsiClas::irq_setCédric Le Goater1-4/+0
2022-04-20ppc/pnv: Remove PnvOCC::psi linkCédric Le Goater1-5/+2
2022-04-20ppc/pnv: Remove PnvLpcController::psi linkCédric Le Goater1-6/+2
2022-04-20ppc/pnv: Fix PSI IRQ definitionCédric Le Goater1-2/+1
2022-04-20ppc/spapr/ddw: Add 2M pagesizeAlexey Kardashevskiy1-0/+1
2022-04-20hw: Add compat machines for 7.1Cornelia Huck2-0/+6
2022-04-19Merge tag 'for-upstream' of https://gitlab.com/bonzini/qemu into stagingRichard Henderson8-13/+125
2022-04-06acpi: fix acpi_index migrationDr. David Alan Gilbert1-2/+0
2022-04-06hyperv: Add support to process syndbg commandsJon Doron1-0/+58
2022-04-06hyperv: Add definitions for syndbgJon Doron1-0/+52
2022-04-06include: move page_size_init() to include/hw/core/cpu.hMarc-André Lureau1-0/+2
2022-04-06Replace TARGET_WORDS_BIGENDIANMarc-André Lureau3-3/+3
2022-04-06Replace config-time define HOST_WORDS_BIGENDIANMarc-André Lureau5-10/+10
2022-04-04ppc/pnv: Fix number of registers in the PCIe controller on POWER9Frederic Barrat1-1/+1
2022-04-04hw/ppc: free env->tb_env in spapr_unrealize_vcpu()Daniel Henrique Barboza1-0/+1
2022-03-22Replace GCC_FMT_ATTR with G_GNUC_PRINTFMarc-André Lureau8-15/+15
2022-03-18hw/arm/xlnx-zynqmp: Connect the ZynqMP APU ControlEdgar E. Iglesias1-1/+3
2022-03-18hw/misc: Add a model of the Xilinx ZynqMP APU ControlEdgar E. Iglesias1-0/+93
2022-03-18hw/arm/xlnx-zynqmp: Connect the ZynqMP CRFEdgar E. Iglesias1-0/+2
2022-03-18hw/misc: Add a model of the Xilinx ZynqMP CRFEdgar E. Iglesias1-0/+211
2022-03-18hw/arm/xlnx-zynqmp: Add an unimplemented SERDES areaEdgar E. Iglesias1-1/+1