aboutsummaryrefslogtreecommitdiff
path: root/include/hw/ppc/pnv.h
AgeCommit message (Expand)AuthorFilesLines
2021-12-17ppc/pnv: Introduce a num_pecs class attribute for PHB4 PEC devicesCédric Le Goater1-0/+2
2021-08-27ppc/pnv: Use a simple incrementing index for the chip-idCédric Le Goater1-26/+7
2021-08-27ppc/pnv: Change the POWER10 machine to support DD2 onlyCédric Le Goater1-1/+1
2021-02-10ppc/pnv: Introduce a LPC FW memory region attribute to map the PNORCédric Le Goater1-0/+1
2020-11-15non-virt: Fix Lesser GPL version numberChetan Pant1-1/+1
2020-09-18qom: Remove module_obj_name parameter from OBJECT_DECLARE* macrosEduardo Habkost1-1/+1
2020-09-09Use OBJECT_DECLARE_TYPE where possibleEduardo Habkost1-4/+2
2020-09-09Use DECLARE_*CHECKER* macrosEduardo Habkost1-24/+20
2020-09-09Move QOM typedefs and add missing includesEduardo Habkost1-13/+20
2020-04-07ppc/pnv: Create BMC devices only when defaults are enabledCédric Le Goater1-0/+2
2020-02-02ppc/pnv: Add models for POWER8 PHB3 PCIe Host bridgeCédric Le Goater1-0/+4
2020-02-02ppc/pnv: Add models for POWER9 PHB4 PCIe Host bridgeBenjamin Herrenschmidt1-0/+7
2020-02-02ppc/pnv: Add support for "hostboot" modeCédric Le Goater1-0/+2
2020-01-08pnv/xive: Deduce the PnvXive pointer from XiveTCTX::xptrGreg Kurz1-2/+0
2020-01-08ppc/pnv: Add a "pnor" const link property to the BMC internal simulatorGreg Kurz1-1/+1
2020-01-08ppc/pnv: Add an "nr-threads" property to the base chip classGreg Kurz1-0/+1
2020-01-08ppc/pnv: Introduce a "xics" property under the POWER8 chipCédric Le Goater1-0/+2
2019-12-17ppc/pnv: Drop PnvChipClass::typeGreg Kurz1-9/+0
2019-12-17ppc/pnv: Introduce PnvChipClass::xscom_pcba() methodGreg Kurz1-0/+1
2019-12-17ppc/pnv: Drop pnv_chip_is_power9() and pnv_chip_is_power10() helpersGreg Kurz1-10/+0
2019-12-17ppc/pnv: Introduce PnvChipClass::xscom_core_base() methodGreg Kurz1-0/+1
2019-12-17ppc/pnv: Introduce PnvChipClass::intc_print_info() methodGreg Kurz1-0/+1
2019-12-17ppc/pnv: Drop pnv_is_power9() and pnv_is_power10() helpersGreg Kurz1-10/+0
2019-12-17ppc/pnv: Introduce PnvMachineClass::dt_power_mgt()Greg Kurz1-2/+6
2019-12-17ppc/pnv: Introduce PnvMachineClass and PnvMachineClass::compatGreg Kurz1-0/+13
2019-12-17ppc/pnv: Fix OCC common area region mappingCédric Le Goater1-0/+4
2019-12-17ppc/pnv: Introduce PBA registersCédric Le Goater1-10/+6
2019-12-17ppc/pnv: add a LPC Controller model for POWER10Cédric Le Goater1-0/+4
2019-12-17ppc/pnv: add a PSI bridge model for POWER10Cédric Le Goater1-0/+9
2019-12-17ppc/pnv: Introduce a POWER10 PnvChip and a powernv10 machineCédric Le Goater1-0/+33
2019-12-17ppc/pnv: Clarify how the TIMA is accessed on a multichip systemCédric Le Goater1-0/+3
2019-12-17ppc/pnv: Fix TIMA indirect accessCédric Le Goater1-0/+2
2019-12-17ppc/pnv: Introduce a pnv_xive_is_cpu_enabled() helperCédric Le Goater1-0/+5
2019-12-17ppc/pnv: Instantiate cores separatelyGreg Kurz1-1/+1
2019-12-17ppc/pnv: Create BMC devices at machine initCédric Le Goater1-1/+1
2019-12-17ppc/pnv: Add HIOMAP commandsCédric Le Goater1-0/+1
2019-12-17ppc/pnv: Add a PNOR modelCédric Le Goater1-0/+3
2019-11-18ppc: Add intc_destroy() handlers to SpaprInterruptController/PnvChipGreg Kurz1-0/+1
2019-10-24ppc: Reset the interrupt presenter from the CPU reset handlerCédric Le Goater1-0/+1
2019-10-04hw/ppc/pnv_homer: add PowerNV homer device modelBalamuruhan S1-0/+3
2019-10-04hw/ppc/pnv_xscom: retrieve homer/occ base address from PBA BARsBalamuruhan S1-0/+18
2019-07-02ppc/pnv: remove xscom_base field from PnvChipCédric Le Goater1-4/+1
2019-07-02ppc/pnv: fix XSCOM MMIO base address for P9 machines with multiple chipsCédric Le Goater1-0/+3
2019-05-13Clean up ill-advised or unusual header guardsMarkus Armbruster1-3/+4
2019-03-12ppc/pnv: POWER9 XSCOM quad supportCédric Le Goater1-0/+4
2019-03-12ppc/pnv: add a OCC model for POWER9Cédric Le Goater1-0/+1
2019-03-12ppc/pnv: add a LPC Controller model for POWER9Cédric Le Goater1-0/+4
2019-03-12ppc/pnv: add a 'dt_isa_nodename' to the chipCédric Le Goater1-0/+2
2019-03-12ppc/pnv: add a PSI bridge model for POWER9Cédric Le Goater1-0/+6
2019-03-12ppc/pnv: add a PSI bridge class modelCédric Le Goater1-1/+1
generated by cgit v1.1 at 2025-01-23 14:47:19 +0000