aboutsummaryrefslogtreecommitdiff
path: root/include/hw/arm
AgeCommit message (Expand)AuthorFilesLines
2022-12-15hw/arm: Convert TYPE_ARM_SMMUV3 to 3-phase resetPeter Maydell1-1/+1
2022-12-15hw/arm/virt: Add 'compact-highmem' propertyGavin Shan1-0/+1
2022-12-15hw/arm/virt: Improve high memory region address assignmentGavin Shan1-0/+1
2022-09-29hw/arm/xlnx-zynqmp: Connect ZynqMP's USB controllersFrancisco Iglesias1-0/+3
2022-09-14target/arm: Make boards pass base address to armv7m_load_kernel()Peter Maydell1-1/+4
2022-07-18Align Raspberry Pi DMA interrupts with Linux DTSAndrey Makarov1-0/+2
2022-07-14aspeed: Make aspeed_board_init_flashes publicPeter Delevoryas1-0/+2
2022-07-14aspeed: Refactor UART init for multi-SoC machinesPeter Delevoryas1-2/+5
2022-07-07hw/arm/virt: dt: add rng-seed propertyJason A. Donenfeld1-1/+1
2022-06-30hw/misc/aspeed: Add PECI controllerPeter Delevoryas1-0/+3
2022-06-30aspeed: Map unimplemented devices in SoC memoryPeter Delevoryas1-0/+9
2022-06-30aspeed: Remove usage of sysbus_mmio_mapPeter Delevoryas1-0/+1
2022-06-30aspeed: Add memory property to Aspeed SoCPeter Delevoryas1-0/+1
2022-06-30aspeed: Set the dram container at the SoC levelCédric Le Goater1-0/+2
2022-05-25hw: aspeed: Introduce common UART init functionPeter Delevoryas1-0/+1
2022-05-25hw: aspeed: Add uarts_num SoC attributePeter Delevoryas1-0/+1
2022-05-25hw: aspeed: Add missing UART'sPeter Delevoryas1-0/+8
2022-05-25aspeed: Introduce a get_irq AspeedSoCClass methodCédric Le Goater1-0/+3
2022-05-02aspeed/soc : Add AST1030 supportSteven Lee1-0/+3
2022-05-02aspeed: Add eMMC Boot Controller stubJoel Stanley1-0/+1
2022-04-29hw/core: Move the ARM sysbus-fdt to coreAlistair Francis1-37/+0
2022-04-28hw/arm/smmuv3: Cache event fault recordJean-Philippe Brucker1-0/+1
2022-04-22hw/arm/virt: Support TCG GICv4Peter Maydell1-2/+10
2022-04-22hw/arm/virt: Abstract out calculation of redistributor region capacityPeter Maydell1-2/+7
2022-04-21hw/arm/exynos4210: Drop Exynos4210Irq structPeter Maydell1-6/+0
2022-04-21hw/arm/exynos4210: Put combiners into state structPeter Maydell1-0/+3
2022-04-21hw/arm/exynos4210: Fold combiner splits into exynos4210_init_board_irqs()Peter Maydell1-2/+4
2022-04-21hw/arm/exynos4210: Don't connect multiple lines to external GIC inputsPeter Maydell1-1/+1
2022-04-21hw/arm/exynos4210: Use TYPE_SPLIT_IRQ in exynos4210_init_board_irqs()Peter Maydell1-0/+9
2022-04-21hw/arm/exynos4210: Delete unused macro definitionsPeter Maydell1-4/+0
2022-04-21hw/arm/exynos4210: Move exynos4210_combiner_get_gpioin() into exynos4210.cPeter Maydell1-11/+0
2022-04-21hw/arm/exynos4210: Drop ext_gic_irq[] from Exynos4210Irq structPeter Maydell1-1/+0
2022-04-21hw/arm/exynos4210: Put external GIC into state structPeter Maydell1-0/+2
2022-04-21hw/arm/exynos4210: Move exynos4210_init_board_irqs() into exynos4210.cPeter Maydell1-4/+0
2022-04-21hw/arm/exynos4210: Coalesce board_irqs and irq_tablePeter Maydell1-6/+2
2022-04-21hw/arm/exynos4210: Drop int_gic_irq[] from Exynos4210Irq structPeter Maydell1-1/+0
2022-04-21hw/arm/exynos4210: Put a9mpcore device into state structPeter Maydell1-0/+2
2022-04-21hw/arm/exynos4210: Use TYPE_OR_IRQ instead of custom OR-gate devicePeter Maydell1-0/+1
2022-04-21hw/arm: versal: Connect the CRLEdgar E. Iglesias1-0/+4
2022-04-21hw/arm: versal: Add the Cortex-R5FsEdgar E. Iglesias1-0/+10
2022-04-21hw/arm: versal: Create an APU CPU ClusterEdgar E. Iglesias1-0/+2
2022-04-21hw/arm/xlnx-zynqmp: Connect 4 TTC timersEdgar E. Iglesias1-0/+4
2022-03-18hw/arm/xlnx-zynqmp: Connect the ZynqMP APU ControlEdgar E. Iglesias1-1/+3
2022-03-18hw/arm/xlnx-zynqmp: Connect the ZynqMP CRFEdgar E. Iglesias1-0/+2
2022-03-18hw/arm/xlnx-zynqmp: Add an unimplemented SERDES areaEdgar E. Iglesias1-1/+1
2022-03-07hw/arm/virt: Disable LPA2 for -machine virt-6.2Richard Henderson1-0/+1
2022-02-26ast2600: Add Secure Boot Controller modelJoel Stanley1-0/+3
2022-02-08hw/arm/boot: Drop nb_cpus field from arm_boot_infoPeter Maydell1-1/+0
2022-02-08hw/arm/boot: Don't write secondary boot stub if using PSCIPeter Maydell1-0/+3
2022-02-08hw/arm/versal: Let boot.c handle PSCI enablementPeter Maydell1-1/+0
generated by cgit v1.1 at 2025-01-05 00:52:20 +0000