aboutsummaryrefslogtreecommitdiff
path: root/include/exec/cpu-all.h
AgeCommit message (Expand)AuthorFilesLines
2020-10-05cpu-timers, icount: new modulesClaudio Fontana1-0/+4
2020-08-21meson: rename .inc.h files to .h.incPaolo Bonzini1-5/+5
2020-06-26osdep: Make MIN/MAX evaluate arguments only onceEric Blake1-5/+3
2020-06-10exec: Propagate cpu_memory_rw_debug() errorPhilippe Mathieu-Daudé1-0/+1
2020-05-15accel/tcg: Relax va restrictions on 64-bit guestsRichard Henderson1-4/+19
2020-05-15exec/cpu-all: Use bool for have_guest_baseRichard Henderson1-1/+1
2020-05-11accel/tcg: Add probe_access_flagsRichard Henderson1-1/+12
2020-02-20exec: Let cpu_[physical]_memory API use a boolean 'is_write' argumentPhilippe Mathieu-Daudé1-1/+1
2020-02-20exec: Let the cpu_[physical]_memory API use void pointer argumentsPhilippe Mathieu-Daudé1-1/+1
2019-10-28exec: Cache TARGET_PAGE_MASK for TARGET_PAGE_BITS_VARYRichard Henderson1-2/+6
2019-10-28exec: Promote TARGET_PAGE_MASK to target_longRichard Henderson1-1/+1
2019-10-28exec: Restrict TARGET_PAGE_BITS_VARY assert to CONFIG_DEBUG_TCGRichard Henderson1-0/+4
2019-10-28exec: Use const alias for TARGET_PAGE_BITS_VARYRichard Henderson1-4/+10
2019-10-28cpu: use ROUND_UP() to define xxx_PAGE_ALIGNWei Yang1-4/+3
2019-09-25cputlb: Move ROM handling from I/O path to TLB pathRichard Henderson1-1/+4
2019-09-25cputlb: Introduce TLB_BSWAPRichard Henderson1-1/+3
2019-09-25exec: Use TARGET_PAGE_BITS_MIN for TLB flagsRichard Henderson1-6/+10
2019-09-03cputlb: Handle watchpoints via TLB_WATCHPOINTRichard Henderson1-1/+4
2019-09-03cputlb: Fold TLB_RECHECK into TLB_INVALID_MASKRichard Henderson1-4/+1
2019-08-21hw/core: Move cpu.c, cpu.h from qom/ to hw/core/Markus Armbruster1-1/+1
2019-06-12Include qemu-common.h exactly where neededMarkus Armbruster1-1/+0
2019-06-10cpu: Move the softmmu tlb to CPUNegativeOffsetStateRichard Henderson1-0/+11
2019-06-10cpu: Move icount_decr to CPUNegativeOffsetStateRichard Henderson1-0/+1
2019-06-10cpu: Introduce CPUNegativeOffsetStateRichard Henderson1-0/+24
2019-06-10cpu: Introduce cpu_set_cpustate_pointersRichard Henderson1-0/+11
2019-06-10cpu: Introduce env_archcpuRichard Henderson1-2/+12
2019-06-10cpu: Replace ENV_GET_CPU with env_cpuRichard Henderson1-0/+12
2019-04-18tcg: Simplify how dump_exec_info() printsMarkus Armbruster1-1/+1
2019-04-18tcg: Simplify how dump_opcount_info() printsMarkus Armbruster1-1/+1
2019-02-05unify len and addr type for memory/address APIsLi Zhijian1-1/+1
2018-07-02tcg: Define and use new tlb_hit() and tlb_hit_page() functionsPeter Maydell1-0/+23
2018-06-26tcg: Support MMU protection regions smaller than TARGET_PAGE_SIZEPeter Maydell1-1/+4
2018-06-15bswap: Add new stn_*_p() and ldn_*_p() memory access functionsPeter Maydell1-0/+4
2018-05-09exec: reintroduce MemoryRegion cachingPaolo Bonzini1-1/+5
2018-05-09exec: move memory access declarations to a common header, inline *_phys funct...Paolo Bonzini1-45/+30
2018-03-09linux-user: fix mmap/munmap/mprotect/mremap/shmatMax Filippov1-1/+5
2017-10-20accel/tcg: allow to invalidate a write TLB entry immediatelyDavid Hildenbrand1-0/+3
2017-10-10util: move qemu_real_host_page_size/mask to osdep.hEmilio G. Cota1-2/+0
2016-12-22exec: introduce MemoryRegionCachePaolo Bonzini1-0/+23
2016-10-26tcg: Add EXCP_ATOMICRichard Henderson1-0/+1
2016-10-24cpu: Support a target CPU having a variable page sizePeter Maydell1-0/+9
2016-07-05tcg: Improve the alignment check infrastructureSergey Sorokin1-4/+12
2016-06-29target-*: Don't redefine cpu_exec()Peter Crosthwaite1-0/+2
2016-06-07qemu-common.h: Drop WORDS_ALIGNED definePeter Maydell1-5/+0
2016-05-19cpu: move endian-dependent load/store functions to cpu-all.hPaolo Bonzini1-0/+25
2016-02-23include: Clean up includesPeter Maydell1-1/+0
2015-12-02translate-all: ensure host page mask is always extended with 1'sPaolo Bonzini1-3/+5
2015-09-09Move RAMBlock and ram_list to ram_addr.hDr. David Alan Gilbert1-41/+0
2015-08-24linux-user: remove useless macros GUEST_BASE and RESERVED_VALaurent Vivier1-3/+1
2015-08-24linux-user: remove --enable-guest-base/--disable-guest-baseLaurent Vivier1-5/+0