aboutsummaryrefslogtreecommitdiff
path: root/hw
AgeCommit message (Expand)AuthorFilesLines
2019-09-17riscv: sifive_u: Update model and compatible strings in device treeBin Meng1-2/+3
2019-09-17riscv: sifive_u: Remove handcrafted clock nodes for UART and ethernetBin Meng1-23/+1
2019-09-17riscv: sifive_u: Fix broken GEM supportBin Meng2-4/+21
2019-09-17riscv: sifive_u: Instantiate OTP memory with a serial numberBin Meng1-0/+9
2019-09-17riscv: sifive: Implement a model for SiFive FU540 OTPBin Meng2-0/+192
2019-09-17riscv: sifive_u: Change UART node name in device treeBin Meng1-1/+1
2019-09-17riscv: sifive_u: Update UART base addresses and IRQsBin Meng1-2/+2
2019-09-17riscv: sifive_u: Reference PRCI clocks in UART and ethernet nodesBin Meng1-3/+4
2019-09-17riscv: sifive_u: Add PRCI block to the SoCBin Meng1-1/+23
2019-09-17riscv: sifive_u: Generate hfclk and rtcclk nodesBin Meng1-0/+23
2019-09-17riscv: sifive: Implement PRCI model for FU540Bin Meng2-0/+170
2019-09-17riscv: sifive_u: Update PLIC hart topology configuration stringBin Meng1-3/+4
2019-09-17riscv: sifive_u: Update hart configuration to reflect the real FU540 SoCBin Meng1-25/+67
2019-09-17riscv: sifive_u: Set the minimum number of cpus to 2Bin Meng1-1/+4
2019-09-17riscv: hart: Add a "hartid-base" property to RISC-V hart arrayBin Meng1-1/+2
2019-09-17riscv: hart: Extract hart realize to a separate routineBin Meng1-13/+20
2019-09-17riscv: sifive_e: Drop sifive_mmio_emulate()Bin Meng2-15/+9
2019-09-17riscv: sifive_e: prci: Update the PRCI register block sizeBin Meng1-1/+1
2019-09-17riscv: sifive_e: prci: Fix a typo of hfxosccfg register programmingBin Meng1-1/+1
2019-09-17riscv: sifive: Rename sifive_prci.{c, h} to sifive_e_prci.{c, h}Bin Meng3-43/+42
2019-09-17riscv: sifive_u: Remove the unnecessary include of prci headerBin Meng1-1/+0
2019-09-17riscv: hw: Remove the unnecessary include of target/riscv/cpu.hBin Meng3-3/+0
2019-09-17riscv: hw: Change to use qemu_log_mask(LOG_GUEST_ERROR, ...) insteadBin Meng3-9/+13
2019-09-17riscv: hw: Change create_fdt() to return voidBin Meng2-14/+8
2019-09-17riscv: hw: Remove not needed PLIC properties in device treeBin Meng2-4/+0
2019-09-17riscv: hw: Use qemu_fdt_setprop_cell() for property with only 1 cellBin Meng2-21/+21
2019-09-17riscv: hw: Remove superfluous "linux, phandle" propertyBin Meng3-8/+0
2019-09-17riscv: hw: Remove duplicated "hw/hw.h" inclusionBin Meng2-2/+0
2019-09-17riscv: sifive_test: Add reset functionalityBin Meng1-0/+4
2019-09-17riscv: Resolve full path of the given bios imageBin Meng1-3/+3
2019-09-17riscv: Add a helper routine for finding firmwareBin Meng1-7/+15
2019-09-17riscv: plic: Remove unused interrupt functionsAlistair Francis1-12/+0
2019-09-17riscv: sifive_u: Fix clock-names property for ethernet nodeGuenter Roeck1-1/+1
2019-09-17riscv: sivive_u: Add dummy serial clock and aliases entry for uartGuenter Roeck1-2/+17
2019-09-17riscv: sifive_u: Add support for loading initrdGuenter Roeck1-3/+17
2019-09-17Merge remote-tracking branch 'remotes/mst/tags/for_upstream' into stagingPeter Maydell5-30/+393
2019-09-17Merge remote-tracking branch 'remotes/bonzini/tags/for-upstream' into stagingPeter Maydell8-197/+257
2019-09-16virtio-mmio: implement modern (v2) personality (virtio-1)Sergio Lopez1-23/+319
2019-09-16hw/i386/pc: Extract the x86 generic fw_cfg codePhilippe Mathieu-Daudé3-131/+145
2019-09-16hw/i386/pc: Rename pc_build_feature_control() as generic fw_cfg_build_*Philippe Mathieu-Daudé1-3/+3
2019-09-16hw/i386/pc: Let pc_build_feature_control() take a MachineState argumentPhilippe Mathieu-Daudé1-3/+2
2019-09-16hw/i386/pc: Let pc_build_feature_control() take a FWCfgState argumentPhilippe Mathieu-Daudé1-3/+4
2019-09-16hw/i386/pc: Rename pc_build_smbios() as generic fw_cfg_build_smbios()Philippe Mathieu-Daudé1-2/+2
2019-09-16hw/i386/pc: Let pc_build_smbios() take a generic MachineState argumentPhilippe Mathieu-Daudé1-3/+2
2019-09-16hw/i386/pc: Let pc_build_smbios() take a FWCfgState argumentPhilippe Mathieu-Daudé1-5/+5
2019-09-16hw/i386/pc: Replace PCMachineState argument with MachineState in fw_cfg_arch_...Paolo Bonzini1-4/+4
2019-09-16hw/i386/pc: Pass the CPUArchIdList array by argumentPhilippe Mathieu-Daudé1-10/+9
2019-09-16hw/i386/pc: Pass the apic_id_limit value by argumentPhilippe Mathieu-Daudé1-2/+3
2019-09-16hw/i386/pc: Pass the boot_cpus value by argumentPhilippe Mathieu-Daudé1-3/+4
2019-09-16hw/i386/pc: Rename bochs_bios_init as more generic fw_cfg_arch_createPhilippe Mathieu-Daudé1-3/+3