aboutsummaryrefslogtreecommitdiff
path: root/hw
AgeCommit message (Expand)AuthorFilesLines
2020-06-23hw/arm/mps2: Add I2C devicesPhilippe Mathieu-Daudé2-0/+9
2020-06-23hw/arm/mps2: Add SPI devicesPhilippe Mathieu-Daudé2-3/+27
2020-06-23hw/arm/mps2: Map the FPGA I/O blockPhilippe Mathieu-Daudé1-0/+9
2020-06-23hw/arm/mps2: Add CMSDK AHB GPIO peripherals as unimplemented devicesPhilippe Mathieu-Daudé1-2/+6
2020-06-23hw/arm/mps2: Add CMSDK APB watchdog devicePhilippe Mathieu-Daudé2-0/+8
2020-06-23hw/arm/mps2: Rename CMSDK AHB peripheral regionPhilippe Mathieu-Daudé1-1/+2
2020-06-23hw/arm/mps2: Document CMSDK/FPGA APB subsystem sectionsPhilippe Mathieu-Daudé1-1/+4
2020-06-23hw/arm: Use TYPE_VERSATILE_I2C instead of hardcoded stringPhilippe Mathieu-Daudé3-3/+6
2020-06-23hw/i2c: Add header for ARM SBCon two-wire serial bus interfacePhilippe Mathieu-Daudé1-12/+5
2020-06-23hw/i2c/versatile_i2c: Add SCL/SDA definitionsPhilippe Mathieu-Daudé1-2/+5
2020-06-23hw/i2c/versatile_i2c: Add definitions for register addressesPhilippe Mathieu-Daudé1-4/+10
2020-06-23hw/watchdog/cmsdk-apb-watchdog: Add trace event for lock statusPhilippe Mathieu-Daudé2-0/+2
2020-06-23hw/arm/virt: Add 5.0 HW compat propsAndrew Jones1-0/+1
2020-06-22Merge remote-tracking branch 'remotes/alistair/tags/pull-riscv-to-apply-20200...Peter Maydell9-82/+1010
2020-06-19Merge remote-tracking branch 'remotes/kraxel/tags/audio-20200619-pull-request...Peter Maydell2-2/+2
2020-06-19hw/riscv: sifive_u: Add a dummy DDR memory controller deviceBin Meng1-0/+4
2020-06-19hw/riscv: sifive_u: Sort the SoC memmap table entriesBin Meng1-2/+2
2020-06-19hw/riscv: sifive_u: Support different boot source per MSEL pin stateBin Meng1-8/+31
2020-06-19hw/riscv: sifive: Change SiFive E/U CPU reset vector to 0x1004Bin Meng2-7/+9
2020-06-19hw/riscv: sifive_u: Add a new property msel for MSEL pin stateBin Meng1-0/+7
2020-06-19hw/riscv: sifive_u: Rename serial property get/set functions to a generic nameBin Meng1-6/+8
2020-06-19hw/riscv: sifive_u: Add reset functionalityBin Meng1-1/+23
2020-06-19hw/riscv: sifive_gpio: Do not blindly trigger output IRQsBin Meng1-1/+3
2020-06-19hw/riscv: sifive_u: Hook a GPIO controllerBin Meng1-2/+41
2020-06-19hw/riscv: sifive_gpio: Add a new 'ngpio' propertyBin Meng1-11/+19
2020-06-19hw/riscv: sifive_gpio: Clean up the codesBin Meng1-8/+5
2020-06-19hw/riscv: sifive_u: Generate device tree node for OTPBin Meng1-0/+11
2020-06-19hw/riscv: sifive_u: Simplify the GEM IRQ connect code a little bitBin Meng1-6/+1
2020-06-19hw/riscv: opentitan: Remove the riscv_ prefix of the machine* and soc* functionsBin Meng1-15/+14
2020-06-19hw/riscv: sifive_e: Remove the riscv_ prefix of the machine* and soc* functionsBin Meng1-12/+12
2020-06-19riscv/opentitan: Connect the UART deviceAlistair Francis1-2/+23
2020-06-19riscv/opentitan: Connect the PLIC deviceAlistair Francis1-2/+12
2020-06-19hw/intc: Initial commit of lowRISC Ibex PLICAlistair Francis2-0/+262
2020-06-19hw/char: Initial commit of Ibex UARTAlistair Francis3-0/+497
2020-06-19riscv/opentitan: Fix the ROM sizeAlistair Francis1-1/+2
2020-06-19sifive_e: Support the revB machineAlistair Francis1-4/+30
2020-06-19Merge remote-tracking branch 'remotes/cohuck/tags/s390x-20200618' into stagingPeter Maydell3-38/+248
2020-06-19hw/audio/gus: Fix registers 32-bit accessAllan Peramaki2-2/+2
2020-06-18Merge remote-tracking branch 'remotes/jasowang/tags/net-pull-request' into st...Peter Maydell7-248/+625
2020-06-18hw/net/e1000e: Do not abort() on invalid PSRCTL register valuePhilippe Mathieu-Daudé1-3/+7
2020-06-18net: cadence_gem: Fix RX address filteringTong Ho1-15/+11
2020-06-18net: cadence_gem: TX_LAST bit should be set by guestSai Pavan Boddu1-6/+0
2020-06-18net: cadence_gem: Update the reset value for interrupt mask registerSai Pavan Boddu1-0/+1
2020-06-18net: cadnece_gem: Update irq_read_clear field of designcfg_debug1 regSai Pavan Boddu1-1/+1
2020-06-18net: cadence_gem: Add support for jumbo framesSai Pavan Boddu1-5/+46
2020-06-18net: cadence_gem: Fix up code styleSai Pavan Boddu1-101/+103
2020-06-18net: cadence_gem: Move tx/rx packet buffert to CadenceGEMStateSai Pavan Boddu1-21/+17
2020-06-18net: cadence_gem: Set ISR according to queue in useSai Pavan Boddu1-10/+17
2020-06-18net: cadence_gem: Define access permission for interrupt registersSai Pavan Boddu1-0/+14
2020-06-18net: cadence_gem: Fix irq update w.r.t queueSai Pavan Boddu1-22/+3