aboutsummaryrefslogtreecommitdiff
path: root/hw
AgeCommit message (Expand)AuthorFilesLines
2020-09-09hw/riscv: Move sifive_gpio model to hw/gpioBin Meng8-10/+13
2020-09-09hw/riscv: Move sifive_u_otp model to hw/miscBin Meng5-2/+6
2020-09-09hw/riscv: Move sifive_u_prci model to hw/miscBin Meng5-2/+6
2020-09-09hw/riscv: Move sifive_e_prci model to hw/miscBin Meng6-3/+9
2020-09-09hw/riscv: sifive_u: Connect a DMA controllerBin Meng2-0/+31
2020-09-09hw/riscv: clint: Avoid using hard-coded timebase frequencyBin Meng6-16/+28
2020-09-09hw/riscv: microchip_pfsoc: Hook GPIO controllersBin Meng1-0/+14
2020-09-09hw/riscv: microchip_pfsoc: Connect 2 Cadence GEMsBin Meng1-0/+39
2020-09-09hw/arm: xlnx: Set all boards' GEM 'phy-addr' property value to 23Bin Meng4-3/+7
2020-09-09hw/net: cadence_gem: Add a new 'phy-addr' propertyBin Meng1-2/+3
2020-09-09hw/riscv: microchip_pfsoc: Connect a DMA controllerBin Meng2-0/+16
2020-09-09hw/dma: Add SiFive platform DMA controller emulationBin Meng3-0/+317
2020-09-09hw/riscv: microchip_pfsoc: Connect a Cadence SDHCI controller and an SD cardBin Meng2-0/+24
2020-09-09hw/sd: Add Cadence SDHCI emulationBin Meng3-0/+198
2020-09-09hw/riscv: microchip_pfsoc: Connect 5 MMUARTsBin Meng2-0/+31
2020-09-09hw/char: Add Microchip PolarFire SoC MMUART emulationBin Meng3-0/+90
2020-09-09hw/riscv: Initial support for Microchip PolarFire SoC Icicle Kit boardBin Meng3-0/+319
2020-09-09target/riscv: cpu: Set reset vector based on the configured property valueBin Meng3-0/+4
2020-09-09hw/riscv: hart: Add a new 'resetvec' propertyBin Meng1-0/+3
2020-09-09riscv: sifive_test: Allow 16-bit writes to memory regionNathan Chancellor1-1/+1
2020-09-08Merge remote-tracking branch 'remotes/dgibson/tags/ppc-for-5.2-20200908' into...Peter Maydell20-258/+480
2020-09-08Merge remote-tracking branch 'remotes/rth/tags/pull-mb-20200907-2' into stagingPeter Maydell1-3/+3
2020-09-08Merge remote-tracking branch 'remotes/bonzini-gitlab/tags/for-upstream' into ...Peter Maydell3-3/+3
2020-09-08configure: do not include dependency flags in QEMU_CFLAGS and LIBSPaolo Bonzini3-3/+3
2020-09-08spapr_numa: use spapr_numa_get_vcpu_assoc() in home_node hcallDaniel Henrique Barboza1-8/+33
2020-09-08spapr_numa: create a vcpu associativity helperDaniel Henrique Barboza1-13/+18
2020-09-08spapr: move h_home_node_associativity to spapr_numa.cDaniel Henrique Barboza2-40/+45
2020-09-08spapr_numa: move NVLink2 associativity handling to spapr_numa.cDaniel Henrique Barboza2-18/+30
2020-09-08spapr, spapr_numa: move lookup-arrays handling to spapr_numa.cDaniel Henrique Barboza2-23/+36
2020-09-08spapr, spapr_numa: handle vcpu ibm,associativityDaniel Henrique Barboza2-16/+28
2020-09-08spapr: introduce SpaprMachineState::numa_assoc_arrayDaniel Henrique Barboza4-32/+49
2020-09-08ppc/spapr_nvdimm: turn spapr_dt_nvdimm() staticDaniel Henrique Barboza1-11/+11
2020-09-08ppc: introducing spapr_numa.c NUMA code helperDaniel Henrique Barboza3-25/+54
2020-09-08hw/ppc/ppc4xx_pci: Replace pointless warning by assert()Philippe Mathieu-Daudé1-4/+1
2020-09-08hw/ppc/ppc4xx_pci: Use ARRAY_SIZE() instead of magic valuePhilippe Mathieu-Daudé1-1/+2
2020-09-08sparc/sun4m: Use start-powered-off CPUState propertyThiago Jung Bauermann1-19/+6
2020-09-08sparc/sun4m: Don't set cs->halted = 0 in main_cpu_reset()Thiago Jung Bauermann1-1/+0
2020-09-08mips/cps: Use start-powered-off CPUState propertyThiago Jung Bauermann1-4/+11
2020-09-08ppc/e500: Use start-powered-off CPUState propertyThiago Jung Bauermann1-4/+9
2020-09-08ppc/spapr: Use start-powered-off CPUState propertyThiago Jung Bauermann1-5/+5
2020-09-08target/arm: Move setting of CPU halted state to generic codeThiago Jung Bauermann1-1/+1
2020-09-08ppc/spapr_nvdimm: do not enable support with 'nvdimm=off'Daniel Henrique Barboza1-0/+18
2020-09-08spapr, spapr_nvdimm: fold NVDIMM validation in the same placeDaniel Henrique Barboza2-14/+14
2020-09-08ppc/spapr_nvdimm: use g_autofree in spapr_nvdimm_validate_opts()Daniel Henrique Barboza1-2/+1
2020-09-08spapr/xive: Allocate vCPU IPIs from the vCPU contextsCédric Le Goater1-3/+33
2020-09-08spapr/xive: Allocate IPIs independently from the other sourcesCédric Le Goater1-5/+42
2020-09-08spapr/xive: Use kvmppc_xive_source_reset() in post_loadCédric Le Goater1-10/+10
2020-09-08spapr/xive: Modify kvm_cpu_is_enabled() interfaceCédric Le Goater1-3/+2
2020-09-08spapr/xive: Use the xics flag to check for XIVE-only IRQ backendsCédric Le Goater1-1/+1
2020-09-08spapr_vscsi: do not allow device hotplugDaniel Henrique Barboza1-0/+3
generated by cgit v1.1 at 2024-09-29 13:18:45 +0000