aboutsummaryrefslogtreecommitdiff
path: root/hw
AgeCommit message (Expand)AuthorFilesLines
2021-09-27hw/loader: Restrict PC_ROM_* definitions to hw/i386/pcPhilippe Mathieu-Daudé1-0/+6
2021-09-24hw/nvme: Return error for fused operationsPankaj Raghav1-0/+8
2021-09-24hw/nvme: fix verification of select field in namespace attachmentNaveen Nagar1-3/+12
2021-09-24hw/nvme: fix validation of ASQ and ACQKlaus Jensen2-10/+0
2021-09-21Merge remote-tracking branch 'remotes/alistair23/tags/pull-riscv-to-apply-202...Richard Henderson20-565/+1590
2021-09-21Merge remote-tracking branch 'remotes/pmaydell/tags/pull-target-arm-20210921'...Peter Maydell1-2/+3
2021-09-21Merge remote-tracking branch 'remotes/legoater/tags/pull-aspeed-20210920' int...Peter Maydell11-76/+524
2021-09-21hw/riscv: opentitan: Correct the USB Dev addressAlistair Francis1-1/+1
2021-09-21hw/dma: sifive_pdma: don't set Control.error if 0 bytes to transferFrank Chang1-6/+6
2021-09-21hw/dma: sifive_pdma: allow non-multiple transaction size transactionsGreen Wan1-6/+10
2021-09-21hw/dma: sifive_pdma: claim bit must be set before DMA transactionsFrank Chang1-0/+9
2021-09-21hw/dma: sifive_pdma: reset Next* registers when Control.claim is setFrank Chang1-0/+19
2021-09-21hw/riscv: virt: Add optional ACLINT support to virt machineAnup Patel1-1/+112
2021-09-21hw/riscv: virt: Re-factor FDT generationAnup Patel1-200/+327
2021-09-21hw/intc: Upgrade the SiFive CLINT implementation to RISC-V ACLINTAnup Patel7-138/+303
2021-09-21hw/intc: Rename sifive_clint sources to riscv_aclint sourcesAnup Patel10-15/+15
2021-09-21sifive_u: Connect the SiFive PWM deviceAlistair Francis2-1/+55
2021-09-21hw/timer: Add SiFive PWM supportAlistair Francis4-0/+478
2021-09-21hw/intc: ibex_timer: Convert the timer to use RISC-V CPU GPIO linesAlistair Francis2-5/+15
2021-09-21hw/intc: sifive_plic: Convert the PLIC to use RISC-V CPU GPIO linesAlistair Francis6-12/+29
2021-09-21hw/intc: ibex_plic: Convert the PLIC to use RISC-V CPU GPIO linesAlistair Francis2-11/+14
2021-09-21hw/intc: sifive_clint: Use RISC-V CPU GPIO linesAlistair Francis1-20/+48
2021-09-20hw/intc: Set GIC maintenance interrupt level to only 0 or 1Shashi Mallela1-2/+3
2021-09-20hw/arm/aspeed: Add Fuji machine typePeter Delevoryas1-0/+120
2021-09-20hw/arm/aspeed: Allow machine to set UART defaultPeter Delevoryas3-7/+12
2021-09-20hw/arm/aspeed: Initialize AST2600 UART clock selection registersPeter Delevoryas1-0/+4
2021-09-20arm/aspeed: Add DPS310 to Witherspoon and RainierJoel Stanley1-2/+2
2021-09-20hw/misc: Add Infineon DPS310 sensor modelJoel Stanley4-0/+231
2021-09-20aspeed: Emulate the AST2600A3Joel Stanley3-13/+35
2021-09-20arm/aspeed: rainier: Add i2c eeproms and muxesJoel Stanley1-0/+44
2021-09-20misc/pca9552: Fix LED status register indexing in pca955x_get_led()Andrew Jeffery1-1/+1
2021-09-20hw: aspeed_gpio: Clarify GPIO controller nameJoel Stanley1-13/+13
2021-09-20hw: aspeed_gpio: Simplify 1.8V definesJoel Stanley1-37/+36
2021-09-20watchdog: aspeed: Fix sequential control writesAndrew Jeffery1-0/+2
2021-09-20watchdog: aspeed: Sanitize control register valuesAndrew Jeffery1-2/+22
2021-09-20hw: arm: aspeed: Enable mac0/1 instead of mac1/2 for g220aGuenter Roeck1-1/+1
2021-09-20hw: arm: aspeed: Enable eth0 interface for aspeed-ast2600-evbGuenter Roeck1-1/+2
2021-09-17virtio-net: fix use after unmap/free for sgJason Wang1-7/+32
2021-09-16Merge remote-tracking branch 'remotes/vivier2/tags/trivial-branch-for-6.2-pul...Peter Maydell6-13/+13
2021-09-16hw/vfio: Fix typo in commentsCai Huoqing4-6/+6
2021-09-16intel_iommu: Fix typo in commentsCai Huoqing1-4/+4
2021-09-15hw/i386/acpi-build: Fix a typoPhilippe Mathieu-Daudé1-3/+3
2021-09-15virtio-gpu: Add gl_flushed callbackVivek Kasireddy1-2/+30
2021-09-15ui: Create sync objects and fences only for blobsVivek Kasireddy1-0/+1
2021-09-15qxl: fix pre-save logicGerd Hoffmann1-1/+1
2021-09-13Merge remote-tracking branch 'remotes/pmaydell/tags/pull-target-arm-20210913-...Peter Maydell16-80/+1891
2021-09-13hw/arm/mps2.c: Mark internal-only I2C buses as 'full'Peter Maydell1-1/+11
2021-09-13hw/arm/mps2-tz.c: Mark internal-only I2C buses as 'full'Peter Maydell1-14/+43
2021-09-13hw/arm/mps2-tz.c: Add extra data parameter to MakeDevFnPeter Maydell1-13/+22
2021-09-13hw/arm/virt: add ITS support in virt GICShashi Mallela1-2/+27