aboutsummaryrefslogtreecommitdiff
path: root/hw
AgeCommit message (Expand)AuthorFilesLines
2023-10-27hw/sd/pxa2xx: Realize sysbus device before accessing itPhilippe Mathieu-Daudé1-1/+1
2023-10-27hw/arm/xlnx-zynqmp: Remove 'hw/arm/boot.h' from headerPhilippe Mathieu-Daudé1-0/+1
2023-10-27hw/arm/xlnx-versal: Remove 'hw/arm/boot.h' from headerPhilippe Mathieu-Daudé1-0/+1
2023-10-27hw/arm/fsl-imx7: Remove 'hw/arm/boot.h' from headerPhilippe Mathieu-Daudé1-0/+1
2023-10-27hw/arm/fsl-imx6ul: Remove 'hw/arm/boot.h' from headerPhilippe Mathieu-Daudé1-0/+1
2023-10-27hw/arm/fsl-imx6: Remove 'hw/arm/boot.h' from headerPhilippe Mathieu-Daudé1-0/+1
2023-10-27hw/arm/fsl-imx31: Remove 'hw/arm/boot.h' from headerPhilippe Mathieu-Daudé1-0/+1
2023-10-27hw/arm/fsl-imx25: Remove 'hw/arm/boot.h' from headerPhilippe Mathieu-Daudé1-0/+1
2023-10-27hw/arm/allwinner-r40: Remove 'hw/arm/boot.h' from headerPhilippe Mathieu-Daudé1-0/+1
2023-10-27hw/arm/allwinner-h3: Remove 'hw/arm/boot.h' from headerPhilippe Mathieu-Daudé1-0/+1
2023-10-27hw/arm/allwinner-a10: Remove 'hw/arm/boot.h' from headerPhilippe Mathieu-Daudé1-0/+1
2023-10-27target/arm: Move feature test functions to their own headerPeter Maydell2-0/+2
2023-10-27target/arm: Implement Neoverse N2 CPU modelPeter Maydell2-0/+2
2023-10-27Merge tag 'for-upstream' of https://gitlab.com/bonzini/qemu into stagingStefan Hajnoczi10-73/+21
2023-10-25kvm: i8254: require KVM_CAP_PIT2 and KVM_CAP_PIT_STATE2Paolo Bonzini2-31/+13
2023-10-25kvm: i386: require KVM_CAP_ADJUST_CLOCKPaolo Bonzini1-4/+0
2023-10-25kvm: require KVM_CAP_IOEVENTFD and KVM_CAP_IOEVENTFD_ANY_LENGTHPaolo Bonzini5-31/+6
2023-10-25kvm: assume that many ioeventfds can be createdPaolo Bonzini1-4/+0
2023-10-25kvm: require KVM_IRQFD for kernel irqchipPaolo Bonzini1-1/+1
2023-10-25kvm: require KVM_CAP_SIGNAL_MSIPaolo Bonzini1-2/+1
2023-10-25hw/arm/aspeed: Move AspeedSoCState::cpu/vic to Aspeed2400SoCStatePhilippe Mathieu-Daudé2-13/+16
2023-10-25hw/arm/aspeed: Move AspeedSoCState::a7mpcore to Aspeed2600SoCStatePhilippe Mathieu-Daudé2-29/+34
2023-10-25hw/arm/aspeed: Move AspeedSoCState::armv7m to Aspeed10x0SoCStatePhilippe Mathieu-Daudé2-17/+23
2023-10-25hw/arm/aspeed: Check 'memory' link is set in common aspeed_soc_realizePhilippe Mathieu-Daudé1-0/+11
2023-10-25hw/arm/aspeed: Introduce TYPE_ASPEED2400_SOCPhilippe Mathieu-Daudé2-44/+46
2023-10-25hw/arm/aspeed: Introduce TYPE_ASPEED2600_SOCPhilippe Mathieu-Daudé1-13/+13
2023-10-25hw/arm/aspeed: Introduce TYPE_ASPEED10X0_SOCPhilippe Mathieu-Daudé1-13/+13
2023-10-25hw/arm/aspeed: Dynamically allocate AspeedMachineState::soc fieldPhilippe Mathieu-Daudé1-49/+52
2023-10-25hw/arm/aspeed: Rename aspeed_soc_realize() as AST2400/2500 specificPhilippe Mathieu-Daudé1-4/+11
2023-10-25hw/arm/aspeed: Rename aspeed_soc_init() as AST2400/2500 specificPhilippe Mathieu-Daudé1-3/+3
2023-10-25hw/arm/aspeed: Extract code common to all boards to a common filePhilippe Mathieu-Daudé3-96/+115
2023-10-23Merge tag 'for_upstream' of https://git.kernel.org/pub/scm/virt/kvm/mst/qemu ...Stefan Hajnoczi28-686/+900
2023-10-22intel-iommu: Report interrupt remapping faults, fix return valueDavid Woodhouse2-48/+103
2023-10-22hw/cxl: Add QTG _DSM support for ACPI0017 deviceDave Jiang2-0/+70
2023-10-22hw/i386/cxl: ensure maxram is greater than ram size for calculating cxl rangeAni Sinha1-1/+3
2023-10-22vhost-user: fix lost reconnectLi Feng4-5/+12
2023-10-22vhost-user-scsi: start vhost when guest kicksLi Feng1-4/+44
2023-10-22vhost-user-scsi: support reconnect to backendLi Feng3-29/+194
2023-10-22vhost: move and rename the conn retry timesLi Feng2-5/+2
2023-10-22vhost-user-common: send get_inflight_fd onceLi Feng1-19/+18
2023-10-22hw/i386/pc_piix: Make PIIX4 south bridge usable in PC machineBernhard Beschow2-1/+61
2023-10-22hw/isa/piix: Implement multi-process QEMU support also for PIIX4Bernhard Beschow1-8/+1
2023-10-22hw/isa/piix: Resolve duplicate code regarding PCI interrupt wiringBernhard Beschow1-11/+2
2023-10-22hw/isa/piix: Reuse PIIX3's PCI interrupt triggering in PIIX4Bernhard Beschow1-24/+3
2023-10-22hw/isa/piix: Rename functions to be shared for PCI interrupt triggeringBernhard Beschow1-36/+36
2023-10-22hw/isa/piix: Reuse PIIX3 base class' realize method in PIIX4Bernhard Beschow2-73/+12
2023-10-22hw/isa/piix: Share PIIX3's base class with PIIX4Bernhard Beschow1-55/+30
2023-10-22hw/isa/piix: Harmonize names of reset control memory regionsBernhard Beschow1-2/+2
2023-10-22hw/isa/piix: Allow for optional PIT creation in PIIX3Bernhard Beschow2-0/+8
2023-10-22hw/isa/piix: Allow for optional PIC creation in PIIX3Bernhard Beschow2-2/+21
generated by cgit v1.1 at 2025-02-05 04:33:13 +0000