aboutsummaryrefslogtreecommitdiff
path: root/hw
AgeCommit message (Expand)AuthorFilesLines
2017-09-08PPC: KVM: Support machine option to set VSMT modeSam Bobroff1-0/+75
2017-09-08spapr: fallback to raw mode if best compat mode cannot be set during CASGreg Kurz1-4/+14
2017-09-08hw/nvram/spapr_nvram: Device can not be created by the usersThomas Huth1-0/+2
2017-09-08hw/ppc/spapr_cpu_core: Add a proper check for spapr machineThomas Huth1-0/+5
2017-09-08ppc4xx: Export ECB and PLB emulationBALATON Zoltan2-2/+5
2017-09-08ppc4xx_i2c: Move to hw/i2cBALATON Zoltan3-1/+2
2017-09-08ppc4xx_i2c: QOMifyBALATON Zoltan3-109/+52
2017-09-08ppc4xx: Split off 4xx I2C emulation from ppc405_uc to its own fileBALATON Zoltan4-242/+275
2017-09-08ppc4xx: Make MAL emulation more genericBALATON Zoltan2-105/+68
2017-09-08ppc4xx: Move MAL from ppc405_uc to ppc4xx_devsBALATON Zoltan2-263/+264
2017-09-08spapr_iommu: Realloc guest visible TCE table when hot(un)plugging vfio-pciAlexey Kardashevskiy1-21/+14
2017-09-08ppc: spapr: Make VCPU ID handling private to SPAPRSam Bobroff4-32/+37
2017-09-08ppc: spapr: Rename cpu_dt_id to vcpu_idSam Bobroff4-16/+16
2017-09-08e500: Use cpu_index instead of vcpu_dt_idSam Bobroff1-6/+2
2017-09-08spapr: add pseries-2.11 machine typeGreg Kurz1-2/+20
2017-09-08spapr_iommu: unregister vmstate at unrealize timeGreg Kurz1-0/+2
2017-09-08spapr_iommu: pass object ownership to parent/ownerMichael Roth1-0/+1
2017-09-08spapr_drc: pass object ownership to parent/ownerMichael Roth1-0/+1
2017-09-08spapr_drc: add unrealize method to physical DRC classGreg Kurz1-0/+16
2017-09-08spapr_pci: parent the MSI memory region to the PHBGreg Kurz1-1/+1
2017-09-08spapr_iommu: convert TCE table object to realize()Greg Kurz1-4/+2
2017-09-08spapr_drc: use g_strdup_printf() instead of snprintf()Greg Kurz1-6/+9
2017-09-08spapr_iommu: use g_strdup_printf() instead of snprintf()Greg Kurz1-5/+8
2017-09-08spapr_pci: use memory_region_add_subregion() with DMA windowsGreg Kurz1-2/+2
2017-09-08hw/ppc: CAS reset on early device hotplugDaniel Henrique Barboza2-2/+26
2017-09-08hw/ppc: clear pending_events on machine resetDaniel Henrique Barboza2-0/+12
2017-09-08hw/ppc/spapr_drc.c: change spapr_drc_needed to use drc->devDaniel Henrique Barboza1-2/+1
2017-09-07hw/arm: Set ignore_memory_transaction_failures for most ARM boardsPeter Maydell27-0/+43
2017-09-07target/arm: Make CFSR register banked for v8MPeter Maydell1-2/+13
2017-09-07target/arm: Make MMFAR banked for v8MPeter Maydell1-2/+2
2017-09-07target/arm: Make CCR register banked for v8MPeter Maydell1-6/+27
2017-09-07target/arm: Make MPU_CTRL register banked for v8MPeter Maydell1-4/+5
2017-09-07target/arm: Make MPU_RNR register banked for v8MPeter Maydell1-9/+9
2017-09-07target/arm: Make MPU_RBAR, MPU_RLAR banked for v8MPeter Maydell1-4/+4
2017-09-07target/arm: Make MPU_MAIR0, MPU_MAIR1 registers banked for v8MPeter Maydell1-4/+4
2017-09-07target/arm: Make VTOR register banked for v8MPeter Maydell1-6/+7
2017-09-07nvic: Add NS alias SCS regionPeter Maydell1-1/+65
2017-09-07target/arm: Make FAULTMASK register banked for v8MPeter Maydell1-1/+8
2017-09-07target/arm: Make PRIMASK register banked for v8MPeter Maydell1-1/+1
2017-09-07target/arm: Make BASEPRI register banked for v8MPeter Maydell1-2/+2
2017-09-07target/arm: Implement ARMv8M's PMSAv8 registersPeter Maydell1-8/+114
2017-09-07hw/arm/allwinner-a10: Mark the allwinner-a10 device with user_creatable = falseThomas Huth1-0/+2
2017-09-07xilinx_axidma: Convert to DEFINE_PROP_LINKFam Zheng1-12/+4
2017-09-07xilinx_axienet: Convert to DEFINE_PROP_LINKFam Zheng1-12/+4
2017-09-07xlnx_zynqmp: Convert to DEFINE_PROP_LINKFam Zheng1-5/+2
2017-09-07gicv3: Convert to DEFINE_PROP_LINKFam Zheng1-12/+7
2017-09-07armv7m: Convert armv7m.memory to DEFINE_PROP_LINKFam Zheng1-6/+2
2017-09-07armv7m: Convert bitband.source-memory to DEFINE_PROP_LINKFam Zheng1-6/+2
2017-09-059pfs: local: clarify fchmodat_nofollow() implementationGreg Kurz1-4/+8
2017-09-059pfs: avoid sign conversion error simplifying the codePhilippe Mathieu-Daudé1-4/+2
generated by cgit v1.1 at 2024-12-27 09:48:07 +0000