aboutsummaryrefslogtreecommitdiff
path: root/hw
AgeCommit message (Expand)AuthorFilesLines
2012-06-04ppc_oldworld: Pass PowerPCCPU to ppc_heathrow_reset()Andreas Färber1-3/+3
2012-06-04ppc_oldworld: Use cpu_ppc_init() to obtain PowerPCCPUAndreas Färber1-2/+5
2012-06-04ppc_newworld: Pass PowerPCCPU to ppc_core99_reset()Andreas Färber1-3/+3
2012-06-04ppc_newworld: Use cpu_ppc_init() to obtain PowerPCCPUAndreas Färber1-2/+5
2012-06-04ppc4xx_devs: Pass PowerPCCPU to ppc4xx_reset()Andreas Färber1-3/+3
2012-06-04ppc4xx_devs: Use cpu_ppc_init() to obtain PowerPCCPUAndreas Färber1-2/+5
2012-06-04ppc440_bamboo: Pass PowerPCCPU to main_cpu_reset()Andreas Färber1-3/+4
2012-06-04ppc440_bamboo: Use cpu_ppc_init() to obtain PowerPCCPUAndreas Färber1-2/+4
2012-06-04spapr: Pass PowerPCCPU to spapr_cpu_reset()Andreas Färber1-3/+3
2012-06-04spapr: Use cpu_ppc_init() to obtain PowerPCCPUAndreas Färber1-3/+5
2012-06-04ppce500_mpc8544ds: Pass PowerPCCPU to mpc8544ds_cpu_reset[_sec]Andreas Färber1-6/+8
2012-06-04target-ppc: Let cpu_ppc_init() return PowerPCCPUAndreas Färber1-2/+5
2012-06-04mips_r4k: Store MIPSCPU in ResetDataAndreas Färber1-4/+4
2012-06-04mips_r4k: Use cpu_mips_init() to obtain MIPSCPUAndreas Färber1-2/+5
2012-06-04mips_mipssim: Store MIPSCPU in ResetDataAndreas Färber1-4/+4
2012-06-04mips_mipssim: Use cpu_mips_init() to obtain MIPSCPUAndreas Färber1-2/+5
2012-06-04mips_malta: Pass MIPSCPU to main_cpu_reset()Andreas Färber1-3/+5
2012-06-04mips_malta: Use cpu_mips_init() to obtain MIPSCPUAndreas Färber1-2/+5
2012-06-04mips_jazz: Pass MIPSCPU to main_cpu_reset()Andreas Färber1-3/+4
2012-06-04mips_jazz: Use cpu_mips_init() to obtain MIPSCPUAndreas Färber1-2/+4
2012-06-04mips_fulong2e: Pass MIPSCPU to main_cpu_reset()Andreas Färber1-3/+4
2012-06-04mips_fulong2e: Use cpu_mips_cpu() to obtain MIPSCPUAndreas Färber1-2/+4
2012-06-04r2d: Store SuperHCPU in ResetDataAndreas Färber1-4/+4
2012-06-04r2d: Use cpu_sh4_init() to obtain SuperHCPUAndreas Färber1-3/+7
2012-06-04pc: Pass X86CPU to pc_cpu_reset()Andreas Färber1-4/+5
2012-06-04pc: Use cpu_x86_init() to obtain X86CPUAndreas Färber1-4/+6
2012-06-04microblaze_boot: Pass MicroBlazeCPU to microblaze_load_kernel()Andreas Färber4-14/+18
2012-06-04petalogix_s3adsp1800_mmu: Use cpu_mb_init() to obtain MicroBlazeCPUAndreas Färber1-1/+3
2012-06-04petalogix_ml605: Use cpu_mb_init() to obtain MicroBlazeCPUAndreas Färber1-1/+3
2012-06-04cris-boot: Pass CRISCPU to main_cpu_reset().Andreas Färber1-3/+4
2012-06-04cris-boot: Pass CRISCPU to cris_load_image()Andreas Färber3-3/+4
2012-06-04axis_dev88: Use cpu_cris_init() to obtain CRISCPUAndreas Färber1-1/+3
2012-06-04xtensa_lx60: Pass XtensaCPU to lx60_reset()Andreas Färber1-3/+3
2012-06-04xtensa_lx60: Use cpu_xtensa_init() to obtain XtensaCPUAndreas Färber1-3/+6
2012-06-04xtensa_sim: Pass XtensaCPU to sim_reset()Andreas Färber1-4/+6
2012-06-04xtensa_sim: Use cpu_xtensa_init() to obtain XtensaCPUAndreas Färber1-2/+5
2012-06-04milkymist: Store LM32 in ResetInfoAndreas Färber1-4/+4
2012-06-04milkymist: Use cpu_lm32_init() to obtain LM32CPUAndreas Färber1-1/+3
2012-06-04lm32_boards: Store LM32CPU in ResetInfoAndreas Färber1-5/+5
2012-06-04lm32_boards: Use cpu_lm32_init() to obtain LM32CPUAndreas Färber1-2/+6
2012-06-04arm_boot: Pass ARMCPU to do_cpu_reset()Andreas Färber1-3/+6
2012-06-04armv7m: Pass ARMCPU to armv7m_reset()Andreas Färber1-2/+4
2012-06-04armv7m: Use cpu_arm_init() to obtain ARMCPUAndreas Färber1-3/+6
2012-06-04omap: Use cpu_arm_init() to store ARMCPU in omap_mpu_state_sAndreas Färber6-19/+21
2012-06-04pxa2xx: Use cpu_arm_init() and store ARMCPUAndreas Färber6-25/+25
2012-06-04Revert "rtl8139: do the network/host communication only in normal operating m...Jason Wang1-9/+0
2012-06-03Merge remote-tracking branch 'qemu-kvm/uq/master' into stagingAnthony Liguori12-36/+311
2012-05-30ahci: SATA FIS is 20 bytes, not 0x20Daniel Verkamp1-2/+2
2012-05-30virtio-blk: Fix geometry sector calculationChristian Borntraeger1-1/+16
2012-05-30virtio: Fix compiler warning for non Linux hostsStefan Weil1-1/+3
generated by cgit v1.1 at 2024-12-27 20:07:36 +0000