index
:
riscv-gnu-toolchain/qemu.git
block
master
stable-0.10
stable-0.11
stable-0.12
stable-0.13
stable-0.14
stable-0.15
stable-1.0
stable-1.1
stable-1.2
stable-1.3
stable-1.4
stable-1.5
stable-1.6
stable-1.7
stable-2.0
stable-2.1
stable-2.10
stable-2.11
stable-2.12
stable-2.2
stable-2.3
stable-2.4
stable-2.5
stable-2.6
stable-2.7
stable-2.8
stable-2.9
stable-3.0
stable-3.1
stable-4.0
stable-4.1
stable-4.2
stable-5.0
stable-6.0
stable-6.1
stable-7.2
stable-8.0
stable-8.1
stable-8.2
stable-9.0
stable-9.1
stable-9.2
staging
staging-7.2
staging-8.0
staging-8.1
staging-8.2
staging-9.0
staging-9.1
staging-9.2
Unnamed repository; edit this file 'description' to name the repository.
root
about
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
hw
/
xtensa_sim.c
Age
Commit message (
Expand
)
Author
Files
Lines
2013-01-15
Make default boot order machine specific
Avik Sil
1
-0
/
+1
2012-12-19
softmmu: move include files to include/sysemu/
Paolo Bonzini
1
-1
/
+1
2012-12-19
exec: move include files to include/exec/
Paolo Bonzini
1
-2
/
+2
2012-10-27
hw/xtensa_sim: get rid of intermediate xtensa_sim_init
Max Filippov
1
-19
/
+8
2012-10-20
create struct for machine initialization arguments
Eduardo Habkost
1
-4
/
+7
2012-08-09
target-xtensa: make 'sim' to be the default machine
Max Filippov
1
-0
/
+1
2012-08-09
target-xtensa: make default CPU depend on target endianness
Max Filippov
1
-2
/
+2
2012-06-04
xtensa_sim: Pass XtensaCPU to sim_reset()
Andreas Färber
1
-4
/
+6
2012-06-04
xtensa_sim: Use cpu_xtensa_init() to obtain XtensaCPU
Andreas Färber
1
-2
/
+5
2012-03-14
xtensa hw/: Don't use CPUState
Andreas Färber
1
-1
/
+1
2012-03-14
Rename cpu_reset() to cpu_state_reset()
Andreas Färber
1
-1
/
+1
2012-01-04
vmstate, memory: decouple vmstate from memory API
Avi Kivity
1
-2
/
+4
2011-10-16
target-xtensa: rename dc232b board to sim
Max Filippov
1
-0
/
+116