aboutsummaryrefslogtreecommitdiff
path: root/hw/xtensa
AgeCommit message (Expand)AuthorFilesLines
2019-03-11hw: Use PFLASH_CFI0{1,2} and TYPE_PFLASH_CFI0{1,2}Markus Armbruster1-2/+2
2019-03-11pflash: Rename pflash_t to PFlashCFI01, PFlashCFI02Markus Armbruster1-5/+5
2019-03-07xtensa-softmmu.mak: express dependencies with KconfigPaolo Bonzini1-0/+3
2019-03-07build: switch to KconfigPaolo Bonzini1-1/+1
2019-03-07kconfig: introduce kconfig filesPaolo Bonzini1-0/+5
2019-03-07xtensa: rename CONFIG_XTENSA_FPGA to CONFIG_XTENSA_XTFPGAPaolo Bonzini1-1/+1
2019-02-05hw/xtensa/Makefile.objs: Build xtensa_sim and xtensa_fpga conditionallyÁkos Kovács1-2/+2
2019-02-05elf: Add optional function ptr to load_elf() to parse ELF notesLiam Merwick2-5/+9
2019-01-28hw/xtensa: xtfpga: raise CPU number limitMax Filippov1-8/+8
2019-01-28hw/xtensa: xtfpga: use MX PIC for SMPMax Filippov1-1/+21
2019-01-28target/xtensa: add MX interrupt controllerMax Filippov2-0/+355
2019-01-28target/xtensa: expose core runstall as an IRQ lineMax Filippov1-0/+12
2019-01-28target/xtensa: rearrange access to external interruptsMax Filippov2-16/+16
2019-01-28target/xtensa: drop function xtensa_timer_irqMax Filippov1-6/+1
2019-01-24target/xtensa: fix access to the INTERRUPT SRMax Filippov1-2/+2
2019-01-24hw/xtensa: xtfpga: use core frequencyMax Filippov1-4/+8
2019-01-24hw/xtensa: xtfpga: fix bootloader placement in SMPMax Filippov1-2/+7
2018-11-21target/xtensa: xtfpga: provide default memory sizesMax Filippov1-0/+10
2018-07-02hw/xtensa: Use the IEC binary prefix definitionsPhilippe Mathieu-Daudé1-4/+5
2018-06-01hw: Do not include "sysemu/block-backend.h" if it is not necessaryPhilippe Mathieu-Daudé1-1/+0
2018-04-26Change references to serial_hds[] to serial_hd()Peter Maydell2-3/+3
2018-04-26hw/xtensa/xtfpga.c: Don't create "null" chardevs for serial devicesPeter Maydell1-4/+0
2018-02-09Move include qemu/option.h from qemu-common.h to actual usersMarkus Armbruster1-1/+1
2018-02-09Clean up includesMarkus Armbruster1-1/+0
2018-01-22target/xtensa: allow different default CPU for MMU/noMMUMax Filippov1-8/+8
2018-01-11hw/xtensa/xtfpga: support noMMU coresMax Filippov1-2/+132
2018-01-11hw/xtensa/xtfpga: extract flash configurationMax Filippov1-23/+43
2018-01-11hw/xtensa: extract xtensa_create_memory_regionsMax Filippov5-42/+148
2018-01-11hw/xtensa/xtfpga: clean up function/structure namesMax Filippov1-70/+70
2018-01-11hw/xtensa/xtfpga: rewrite mini bootloaderMax Filippov1-5/+23
2017-10-27xtensa: lx60/lx200/ml605/kc705: use generic cpu_model parsingIgor Mammedov1-6/+5
2017-10-27xtensa: sim: use generic cpu_model parsingIgor Mammedov1-6/+2
2017-09-19cpu: make cpu_generic_init() abort QEMU on errorIgor Mammedov2-10/+0
2017-09-01xtensa: replace cpu_xtensa_init() with cpu_generic_init()Igor Mammedov2-2/+2
2017-07-14hw: Use new memory_region_init_{ram, rom, rom_device}() functionsPeter Maydell2-8/+4
2017-07-14memory: Rename memory_region_init_ram() to memory_region_init_ram_nomigrate()Peter Maydell2-4/+4
2017-06-06target/xtensa: support output to chardev consoleMax Filippov1-0/+4
2017-06-05Merge remote-tracking branch 'remotes/mjt/tags/trivial-patches-fetch' into st...Peter Maydell1-5/+5
2017-06-04hw/xtensa: sim: use g_string/g_newMax Filippov1-5/+5
2017-06-02chardev: move headers to include/chardevMarc-André Lureau1-1/+1
2017-05-23shutdown: Add source information to SHUTDOWN and RESETEric Blake1-1/+1
2017-03-11target/xtensa: xtfpga: load DTB only when FDT support is enabledMax Filippov1-0/+9
2017-02-23target/xtensa: sim: instantiate local memoriesMax Filippov1-9/+31
2017-01-15target/xtensa: refactor CCOUNT/CCOMPAREMax Filippov1-61/+14
2016-10-24char: remove init callbackMarc-André Lureau1-1/+1
2016-07-14target-xtensa: xtfpga: fix FLASH interface widthMax Filippov1-1/+1
2016-07-12Clean up ill-advised or unusual header guardsMarkus Armbruster1-2/+2
2016-06-07replace muldiv64(a, b, c) by (uint64_t)a * b / cLaurent Vivier1-2/+2
2016-05-19qemu-common: push cpu.h inclusion out of qemu-common.hPaolo Bonzini1-0/+1
2016-03-22hw: explicitly include qemu-common.h and cpu.hPaolo Bonzini2-0/+4
generated by cgit v1.1 at 2024-12-26 06:22:03 +0000