index
:
riscv-gnu-toolchain/qemu.git
block
master
stable-0.10
stable-0.11
stable-0.12
stable-0.13
stable-0.14
stable-0.15
stable-1.0
stable-1.1
stable-1.2
stable-1.3
stable-1.4
stable-1.5
stable-1.6
stable-1.7
stable-2.0
stable-2.1
stable-2.10
stable-2.11
stable-2.12
stable-2.2
stable-2.3
stable-2.4
stable-2.5
stable-2.6
stable-2.7
stable-2.8
stable-2.9
stable-3.0
stable-3.1
stable-4.0
stable-4.1
stable-4.2
stable-5.0
stable-6.0
stable-6.1
stable-7.2
stable-8.0
stable-8.1
stable-8.2
stable-9.0
stable-9.1
stable-9.2
staging
staging-7.2
staging-8.0
staging-8.1
staging-8.2
staging-9.0
staging-9.1
staging-9.2
Unnamed repository; edit this file 'description' to name the repository.
root
about
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
hw
/
xilinx_axienet.c
Age
Commit message (
Expand
)
Author
Files
Lines
2012-08-13
xilinx_axi*: Re-implemented interconnect
Peter A. G. Crosthwaite
1
-12
/
+20
2012-08-09
xilinx_axienet: avoid useless self-assignment
Blue Swirl
1
-1
/
+0
2012-08-01
net: Rename VLANClientState to NetClientState
Stefan Hajnoczi
1
-3
/
+3
2012-07-23
hw, net: "net_client_type" -> "NetClientOptionsKind" (qapi-generated)
Laszlo Ersek
1
-1
/
+1
2012-06-15
xilinx_axienet: changed device name
Peter A. G. Crosthwaite
1
-1
/
+1
2012-06-15
xilinx_axienet: droped the c_ on parameters
Peter A. G. Crosthwaite
1
-2
/
+2
2012-02-15
qom: Unify type registration
Andreas Färber
1
-2
/
+3
2012-02-03
qdev: register all types natively through QEMU Object Model
Anthony Liguori
1
-6
/
+8
2012-01-27
sysbus: apic: ioapic: convert to QEMU Object Model
Anthony Liguori
1
-12
/
+21
2012-01-27
qdev: don't access name through info
Anthony Liguori
1
-1
/
+1
2011-11-28
sysbus: rename sysbus_init_mmio_region() to sysbus_init_mmio()
Avi Kivity
1
-1
/
+1
2011-11-24
xilinx_axienet: convert to memory API
Avi Kivity
1
-18
/
+11
2011-08-20
Use glib memory allocation and free functions
Anthony Liguori
1
-3
/
+3
2011-03-16
xilinx: Add AXIENET & DMA models
Edgar E. Iglesias
1
-0
/
+898