aboutsummaryrefslogtreecommitdiff
path: root/hw/riscv
AgeCommit message (Expand)AuthorFilesLines
2019-04-04riscv: plic: Log guest errorsAlistair Francis1-3/+9
2019-04-04riscv: plic: Fix incorrect irq calculationAlistair Francis1-2/+2
2019-03-28Merge remote-tracking branch 'remotes/bonzini/tags/for-upstream' into stagingPeter Maydell2-0/+4
2019-03-19riscv: sifive_u: Correct UART0's IRQ in the device treeBin Meng1-1/+1
2019-03-19riscv: sifive_uart: Generate TX interruptBin Meng1-1/+3
2019-03-19riscv: sifive_u: Allow up to 4 CPUs to be createdAlistair Francis1-1/+4
2019-03-19RISC-V: Allow interrupt controllers to claim interruptsMichael Clark1-0/+15
2019-03-19RISC-V: Replace __builtin_popcount with ctpop8 in PLICMichael Clark1-2/+2
2019-03-18kconfig: add CONFIG_MSI_NONBROKENPaolo Bonzini1-0/+1
2019-03-18riscv: plic: Set msi_nonbroken as trueAlistair Francis1-0/+3
2019-03-11riscv/Kconfig: enable PCI_DEVICESDavid Abdurachmanov1-0/+3
2019-03-07riscv-softmmu.mak: replace CONFIG_* with Kconfig "select" directivesPaolo Bonzini1-0/+13
2019-03-07kconfig: introduce kconfig filesPaolo Bonzini1-0/+20
2019-02-11riscv: Ensure the kernel start address is correctly castAlistair Francis4-4/+4
2019-02-05hw/riscv/Makefile.objs: Create CONFIG_* for riscv boardsYang Zhong1-11/+11
2019-02-05elf: Add optional function ptr to load_elf() to parse ELF notesLiam Merwick4-4/+4
2018-12-20sifive_uart: Implement interrupt pending registerNathaniel Graff1-5/+19
2018-12-20RISC-V: Enable second UART on sifive_e and sifive_uMichael Clark2-6/+4
2018-12-20RISC-V: Fix PLIC pending bitfield readsMichael Clark1-1/+1
2018-12-20RISC-V: Fix CLINT timecmp low 32-bit writesMichael Clark1-4/+4
2018-12-20sifive_u: Set 'clock-frequency' DT property for SiFive UARTAnup Patel1-0/+2
2018-12-20sifive_u: Add clock DT node for GEM ethernetAnup Patel1-1/+17
2018-12-20hw/riscv/virt: Connect the gpex PCIeAlistair Francis1-1/+130
2018-12-20hw/riscv/virt: Adjust memory layout spacingAlistair Francis1-8/+8
2018-11-13hw/riscv/virt: Free the test device tree node nameAlistair Francis1-0/+1
2018-11-08riscv: spike: Fix memory leak in the board initAlistair Francis1-3/+3
2018-10-17RISC-V: Don't add NULL bootargs to device-treeMichael Clark3-4/+10
2018-10-17RISC-V: Add missing free for plic_hart_configMichael Clark1-0/+2
2018-10-17RISC-V: Allow setting and clearing multiple irqsMichael Clark2-6/+6
2018-09-25Merge remote-tracking branch 'remotes/armbru/tags/pull-error-2018-09-24' into...Peter Maydell4-5/+5
2018-09-24Drop "qemu:" prefix from error_report() argumentsMao Zhongyi4-5/+5
2018-09-05hw/riscv/spike: Set the soc device tree node as a simple-busAlistair Francis1-1/+1
2018-09-05hw/riscv/virtio: Set the soc device tree node as a simple-busAlistair Francis1-1/+1
2018-09-04RISC-V: Use atomic_cmpxchg to update PLIC bitmapsMichael Clark1-27/+22
2018-07-19spike: Fix crash when introspecting the deviceAlistair Francis1-6/+4
2018-07-19riscv_hart: Fix crash when introspecting the deviceAlistair Francis1-4/+3
2018-07-19virt: Fix crash when introspecting the deviceAlistair Francis1-3/+2
2018-07-19sifive_u: Fix crash when introspecting the deviceAlistair Francis1-8/+7
2018-07-19sifive_e: Fix crash when introspecting the deviceAlistair Francis1-6/+6
2018-07-05hw/riscv/sifive_u: Connect the Cadence GEM Ethernet deviceAlistair Francis1-0/+50
2018-07-05hw/riscv/sifive_u: Move the uart device tree node under /soc/Alistair Francis1-1/+1
2018-07-05hw/riscv/sifive_u: Set the interrupt controller number of interruptsAlistair Francis1-1/+1
2018-07-05hw/riscv/sifive_u: Set the soc device tree node as a simple-busAlistair Francis1-1/+1
2018-07-05hw/riscv/sifive_plic: Use gpios instead of irqsAlistair Francis4-11/+9
2018-07-05hw/riscv/sifive_e: Create a SiFive E SoC objectAlistair Francis1-25/+69
2018-07-05hw/riscv/sifive_u: Create a SiFive U SoC objectAlistair Francis1-22/+65
2018-07-02hw/riscv: Use the IEC binary prefix definitionsPhilippe Mathieu-Daudé1-1/+2
2018-06-01hw: Do not include "exec/address-spaces.h" if it is not necessaryPhilippe Mathieu-Daudé1-1/+0
2018-05-10Merge remote-tracking branch 'remotes/riscv/tags/riscv-qemu-2.13-minor-fixes-...Peter Maydell1-4/+8
2018-05-09riscv: htif: increase the priority of the htif subregionKONRAD Frederic1-2/+3