index
:
riscv-gnu-toolchain/qemu.git
block
master
stable-0.10
stable-0.11
stable-0.12
stable-0.13
stable-0.14
stable-0.15
stable-1.0
stable-1.1
stable-1.2
stable-1.3
stable-1.4
stable-1.5
stable-1.6
stable-1.7
stable-2.0
stable-2.1
stable-2.10
stable-2.11
stable-2.12
stable-2.2
stable-2.3
stable-2.4
stable-2.5
stable-2.6
stable-2.7
stable-2.8
stable-2.9
stable-3.0
stable-3.1
stable-4.0
stable-4.1
stable-4.2
stable-5.0
stable-6.0
stable-6.1
stable-7.2
stable-8.0
stable-8.1
stable-8.2
stable-9.0
stable-9.1
staging
staging-7.2
staging-8.0
staging-8.1
staging-8.2
staging-9.0
staging-9.1
Unnamed repository; edit this file 'description' to name the repository.
root
about
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
hw
/
riscv
Age
Commit message (
Expand
)
Author
Files
Lines
2019-09-17
riscv: sifive: Implement a model for SiFive FU540 OTP
Bin Meng
2
-0
/
+192
2019-09-17
riscv: sifive_u: Change UART node name in device tree
Bin Meng
1
-1
/
+1
2019-09-17
riscv: sifive_u: Update UART base addresses and IRQs
Bin Meng
1
-2
/
+2
2019-09-17
riscv: sifive_u: Reference PRCI clocks in UART and ethernet nodes
Bin Meng
1
-3
/
+4
2019-09-17
riscv: sifive_u: Add PRCI block to the SoC
Bin Meng
1
-1
/
+23
2019-09-17
riscv: sifive_u: Generate hfclk and rtcclk nodes
Bin Meng
1
-0
/
+23
2019-09-17
riscv: sifive: Implement PRCI model for FU540
Bin Meng
2
-0
/
+170
2019-09-17
riscv: sifive_u: Update PLIC hart topology configuration string
Bin Meng
1
-3
/
+4
2019-09-17
riscv: sifive_u: Update hart configuration to reflect the real FU540 SoC
Bin Meng
1
-25
/
+67
2019-09-17
riscv: sifive_u: Set the minimum number of cpus to 2
Bin Meng
1
-1
/
+4
2019-09-17
riscv: hart: Add a "hartid-base" property to RISC-V hart array
Bin Meng
1
-1
/
+2
2019-09-17
riscv: hart: Extract hart realize to a separate routine
Bin Meng
1
-13
/
+20
2019-09-17
riscv: sifive_e: Drop sifive_mmio_emulate()
Bin Meng
2
-15
/
+9
2019-09-17
riscv: sifive_e: prci: Update the PRCI register block size
Bin Meng
1
-1
/
+1
2019-09-17
riscv: sifive_e: prci: Fix a typo of hfxosccfg register programming
Bin Meng
1
-1
/
+1
2019-09-17
riscv: sifive: Rename sifive_prci.{c, h} to sifive_e_prci.{c, h}
Bin Meng
3
-43
/
+42
2019-09-17
riscv: sifive_u: Remove the unnecessary include of prci header
Bin Meng
1
-1
/
+0
2019-09-17
riscv: hw: Remove the unnecessary include of target/riscv/cpu.h
Bin Meng
3
-3
/
+0
2019-09-17
riscv: hw: Change to use qemu_log_mask(LOG_GUEST_ERROR, ...) instead
Bin Meng
3
-9
/
+13
2019-09-17
riscv: hw: Change create_fdt() to return void
Bin Meng
2
-14
/
+8
2019-09-17
riscv: hw: Remove not needed PLIC properties in device tree
Bin Meng
2
-4
/
+0
2019-09-17
riscv: hw: Use qemu_fdt_setprop_cell() for property with only 1 cell
Bin Meng
2
-21
/
+21
2019-09-17
riscv: hw: Remove superfluous "linux, phandle" property
Bin Meng
3
-8
/
+0
2019-09-17
riscv: hw: Remove duplicated "hw/hw.h" inclusion
Bin Meng
2
-2
/
+0
2019-09-17
riscv: sifive_test: Add reset functionality
Bin Meng
1
-0
/
+4
2019-09-17
riscv: Resolve full path of the given bios image
Bin Meng
1
-3
/
+3
2019-09-17
riscv: Add a helper routine for finding firmware
Bin Meng
1
-7
/
+15
2019-09-17
riscv: plic: Remove unused interrupt functions
Alistair Francis
1
-12
/
+0
2019-09-17
riscv: sifive_u: Fix clock-names property for ethernet node
Guenter Roeck
1
-1
/
+1
2019-09-17
riscv: sivive_u: Add dummy serial clock and aliases entry for uart
Guenter Roeck
1
-2
/
+17
2019-09-17
riscv: sifive_u: Add support for loading initrd
Guenter Roeck
1
-3
/
+17
2019-08-16
Include sysemu/sysemu.h a lot less
Markus Armbruster
4
-0
/
+4
2019-08-16
Include hw/boards.h a bit less
Markus Armbruster
1
-1
/
+1
2019-08-16
Include hw/qdev-properties.h less
Markus Armbruster
5
-0
/
+5
2019-08-16
Include hw/hw.h exactly where needed
Markus Armbruster
7
-4
/
+3
2019-08-16
Include migration/vmstate.h less
Markus Armbruster
1
-0
/
+1
2019-08-16
Include hw/irq.h a lot less
Markus Armbruster
2
-0
/
+2
2019-08-16
Include sysemu/reset.h a lot less
Markus Armbruster
1
-0
/
+1
2019-07-26
riscv/boot: Fixup the RISC-V firmware warning
Alistair Francis
1
-4
/
+8
2019-07-18
hw/riscv: Load OpenSBI as the default firmware
Alistair Francis
3
-6
/
+66
2019-07-05
hw/riscv: Replace global smp variables with machine smp properties
Like Xu
5
-6
/
+18
2019-06-27
hw/riscv: Extend the kernel loading support
Alistair Francis
1
-4
/
+14
2019-06-27
hw/riscv: Add support for loading a firmware
Alistair Francis
3
-0
/
+34
2019-06-27
hw/riscv: Split out the boot functions
Alistair Francis
6
-93
/
+83
2019-06-27
riscv: sifive_u: Update the plic hart config to support multicore
Bin Meng
1
-1
/
+15
2019-06-27
riscv: sifive_u: Do not create hard-coded phandles in DT
Bin Meng
1
-7
/
+10
2019-06-25
riscv: virt: Add cpu-topology DT node.
Atish Patra
1
-2
/
+20
2019-06-23
RISC-V: Fix a memory leak when realizing a sifive_e
Palmer Dabbelt
1
-7
/
+6
2019-06-23
riscv: virt: Correct pci "bus-range" encoding
Bin Meng
1
-1
/
+1
2019-06-23
sifive_prci: Read and write PRCI registers
Nathaniel Graff
1
-8
/
+41
[prev]
[next]