aboutsummaryrefslogtreecommitdiff
path: root/hw/riscv/virt.c
AgeCommit message (Expand)AuthorFilesLines
2020-11-03hw/riscv: virt: Allow passing custom DTBAnup Patel1-7/+20
2020-10-22hw/riscv: Load the kernel after the firmwareAlistair Francis1-3/+8
2020-09-09hw/riscv: Move sifive_test model to hw/miscBin Meng1-1/+1
2020-09-09hw/riscv: Move sifive_plic model to hw/intcBin Meng1-1/+1
2020-09-09hw/riscv: Move sifive_clint model to hw/intcBin Meng1-1/+1
2020-09-09hw/riscv: clint: Avoid using hard-coded timebase frequencyBin Meng1-1/+2
2020-08-25hw/riscv: virt: Allow creating multiple NUMA socketsAnup Patel1-227/+299
2020-08-25hw/riscv: Allow creating multiple instances of PLICAnup Patel1-1/+1
2020-08-25hw/riscv: Allow creating multiple instances of CLINTAnup Patel1-1/+1
2020-08-21hw/riscv: Use pre-built bios image of generic platform for virt & sifive_uBin Meng1-2/+2
2020-07-13hw/riscv: Modify MROM size to end at 0x10000Bin Meng1-1/+1
2020-07-13riscv: Add opensbi firmware dynamic supportAtish Patra1-3/+9
2020-07-13RISC-V: Copy the fdt in dram instead of ROMAtish Patra1-1/+6
2020-07-13riscv: Unify Qemu's reset vector code pathAtish Patra1-37/+3
2020-07-13hw/riscv: virt: Sort the SoC memmap table entriesBin Meng1-3/+3
2020-07-10qom: Put name parameter before value / visitor parameterMarkus Armbruster1-2/+2
2020-06-15sysbus: Convert qdev_set_parent_bus() use with Coccinelle, part 1Markus Armbruster1-4/+3
2020-06-15sysbus: Convert to sysbus_realize() etc. with CoccinelleMarkus Armbruster1-2/+2
2020-06-15qdev: Convert uses of qdev_create() manuallyMarkus Armbruster1-2/+2
2020-06-15qdev: Convert uses of qdev_create() with CoccinelleMarkus Armbruster1-2/+2
2020-06-15riscv: Fix to put "riscv.hart_array" devices on sysbusMarkus Armbruster1-2/+2
2020-06-03hw/riscv: virt: Remove the riscv_ prefix of the machine* functionsBin Meng1-10/+10
2020-05-18hw: Use QEMU_IS_ALIGNED() on parallel flash block sizePhilippe Mathieu-Daudé1-1/+1
2020-05-15qom: Drop parameter @errp of object_property_add() & friendsMarkus Armbruster1-3/+2
2020-04-29hw/riscv: Add optional symbol callback ptr to riscv_load_firmware()Anup Patel1-1/+1
2020-04-29hw/riscv: Generate correct "mmu-type" for 32-bit machinesBin Meng1-0/+4
2020-02-27hw/riscv: Provide rdtime callback for TCG in CLINT emulationAnup Patel1-1/+1
2020-02-27riscv: virt: Allow PCI address 0Bin Meng1-0/+1
2020-02-10riscv: virt: Use Goldfish RTC deviceAnup Patel1-0/+16
2020-02-10riscv/virt: Add syscon reboot and poweroff DT nodesAnup Patel1-4/+22
2019-11-25hw/riscv: Add optional symbol callback ptr to riscv_load_kernel()Zhuang, Siwei (Data61, Kensington NSW)1-1/+2
2019-11-25RISC-V: virt: This is a "sifive,test1" test finisherPalmer Dabbelt1-1/+4
2019-11-14riscv/virt: Increase flash sizeAlistair Francis1-1/+1
2019-10-28riscv/virt: Jump to pflash if specifiedAlistair Francis1-1/+10
2019-10-28riscv/virt: Add the PFlash CFI01 deviceAlistair Francis1-0/+86
2019-10-28riscv/virt: Manually define the machineAlistair Francis1-6/+24
2019-10-28riscv: hw: Drop "clock-frequency" property of cpu nodesBin Meng1-2/+0
2019-09-17riscv: hw: Change create_fdt() to return voidBin Meng1-7/+4
2019-09-17riscv: hw: Remove not needed PLIC properties in device treeBin Meng1-2/+0
2019-09-17riscv: hw: Use qemu_fdt_setprop_cell() for property with only 1 cellBin Meng1-12/+12
2019-09-17riscv: hw: Remove superfluous "linux, phandle" propertyBin Meng1-3/+0
2019-08-16Include sysemu/sysemu.h a lot lessMarkus Armbruster1-0/+1
2019-08-16Include hw/hw.h exactly where neededMarkus Armbruster1-1/+0
2019-07-18hw/riscv: Load OpenSBI as the default firmwareAlistair Francis1-3/+8
2019-07-05hw/riscv: Replace global smp variables with machine smp propertiesLike Xu1-0/+1
2019-06-27hw/riscv: Add support for loading a firmwareAlistair Francis1-0/+4
2019-06-27hw/riscv: Split out the boot functionsAlistair Francis1-46/+5
2019-06-25riscv: virt: Add cpu-topology DT node.Atish Patra1-2/+20
2019-06-23riscv: virt: Correct pci "bus-range" encodingBin Meng1-1/+1
2019-05-24riscv: virt: Allow specifying a CPU via commandlineAlistair Francis1-1/+2
generated by cgit v1.1 at 2024-12-29 18:59:05 +0000