aboutsummaryrefslogtreecommitdiff
path: root/hw/riscv/shakti_c.c
AgeCommit message (Expand)AuthorFilesLines
2022-09-07hw/riscv: remove 'fdt' param from riscv_setup_rom_reset_vec()Daniel Henrique Barboza1-2/+1
2021-10-22hw/riscv: shakti_c: Use MachineState::ram and MachineClass::default_ram_idBin Meng1-4/+2
2021-10-07hw/riscv: shakti_c: Mark as not user creatableAlistair Francis1-0/+7
2021-09-21hw/intc: Upgrade the SiFive CLINT implementation to RISC-V ACLINTAnup Patel1-4/+7
2021-09-21hw/intc: Rename sifive_clint sources to riscv_aclint sourcesAnup Patel1-1/+1
2021-09-21hw/intc: sifive_plic: Convert the PLIC to use RISC-V CPU GPIO linesAlistair Francis1-1/+2
2021-05-11hw/riscv: Connect Shakti UART to Shakti platformVijai Kumar K1-0/+8
2021-05-11riscv: Add initial support for Shakti C machineVijai Kumar K1-0/+173