index
:
riscv-gnu-toolchain/qemu.git
block
master
stable-0.10
stable-0.11
stable-0.12
stable-0.13
stable-0.14
stable-0.15
stable-1.0
stable-1.1
stable-1.2
stable-1.3
stable-1.4
stable-1.5
stable-1.6
stable-1.7
stable-2.0
stable-2.1
stable-2.10
stable-2.11
stable-2.12
stable-2.2
stable-2.3
stable-2.4
stable-2.5
stable-2.6
stable-2.7
stable-2.8
stable-2.9
stable-3.0
stable-3.1
stable-4.0
stable-4.1
stable-4.2
stable-5.0
stable-6.0
stable-6.1
stable-7.2
stable-8.0
stable-8.1
stable-8.2
stable-9.0
stable-9.1
stable-9.2
staging
staging-7.2
staging-8.0
staging-8.1
staging-8.2
staging-9.0
staging-9.1
staging-9.2
Unnamed repository; edit this file 'description' to name the repository.
root
about
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
hw
/
riscv
/
boot.c
Age
Commit message (
Expand
)
Author
Files
Lines
2023-02-16
hw/riscv/boot.c: make riscv_load_initrd() static
Daniel Henrique Barboza
1
-40
/
+40
2023-02-16
hw/riscv/boot.c: consolidate all kernel init in riscv_load_kernel()
Daniel Henrique Barboza
1
-0
/
+11
2023-02-16
hw/riscv: handle 32 bit CPUs kernel_entry in riscv_load_kernel()
Daniel Henrique Barboza
1
-3
/
+17
2023-02-07
hw/riscv: change riscv_compute_fdt_addr() semantics
Daniel Henrique Barboza
1
-12
/
+23
2023-02-07
hw/riscv: split fdt address calculation from fdt load
Daniel Henrique Barboza
1
-5
/
+25
2023-02-07
hw/riscv/boot.c: calculate fdt size after fdt_pack()
Daniel Henrique Barboza
1
-4
/
+6
2023-02-07
hw/riscv: boot: Don't use CSRs if they are disabled
Alistair Francis
1
-0
/
+9
2023-01-20
hw/riscv/boot.c: use MachineState in riscv_load_kernel()
Daniel Henrique Barboza
1
-1
/
+2
2023-01-20
hw/riscv/boot.c: use MachineState in riscv_load_initrd()
Daniel Henrique Barboza
1
-2
/
+4
2023-01-20
hw/riscv: write initrd 'chosen' FDT inside riscv_load_initrd()
Daniel Henrique Barboza
1
-6
/
+12
2023-01-20
hw/riscv/boot.c: exit early if filename is NULL in load functions
Daniel Henrique Barboza
1
-0
/
+6
2023-01-20
hw/riscv/boot.c: Introduce riscv_find_firmware()
Bin Meng
1
-14
/
+25
2023-01-20
hw/riscv/boot.c: introduce riscv_default_firmware_name()
Daniel Henrique Barboza
1
-0
/
+9
2023-01-20
hw/riscv/boot.c: make riscv_find_firmware() static
Daniel Henrique Barboza
1
-22
/
+22
2022-10-27
riscv: re-randomize rng-seed on reboot
Jason A. Donenfeld
1
-0
/
+3
2022-10-14
hw/riscv: virt: Enable booting S-mode firmware from pflash
Sunil V L
1
-0
/
+29
2022-10-14
hw/riscv: Update comment for qtest check in riscv_find_firmware()
Bin Meng
1
-2
/
+2
2022-09-07
hw/riscv: remove 'fdt' param from riscv_setup_rom_reset_vec()
Daniel Henrique Barboza
1
-3
/
+1
2022-07-03
hw/riscv: boot: Reduce FDT address alignment constraints
Alistair Francis
1
-2
/
+2
2022-06-10
hw/core/loader: return image sizes as ssize_t
Jamie Iles
1
-2
/
+3
2022-04-22
hw/riscv: boot: Support 64bit fdt address.
Dylan Jhong
1
-5
/
+7
2022-04-06
Remove qemu-common.h include from most units
Marc-André Lureau
1
-1
/
+0
2022-01-21
target/riscv: Support start kernel directly by KVM
Yifei Jiang
1
-1
/
+15
2021-12-20
hw/riscv: Use load address rather than entry point for fw_dynamic next_addr
Jessica Clarke
1
-3
/
+10
2021-10-28
hw/riscv: boot: Add a PLIC config string function
Alistair Francis
1
-0
/
+25
2021-10-22
target/riscv: Replace riscv_cpu_is_32bit with riscv_cpu_mxl
Richard Henderson
1
-1
/
+1
2021-07-15
hw/riscv/boot: Check the error of fdt_pack()
Alistair Francis
1
-2
/
+4
2021-01-16
riscv: Pass RISCVHartArrayState by pointer
Alistair Francis
1
-6
/
+4
2021-01-16
RISC-V: Place DTB at 3GB boundary instead of 4GB
Atish Patra
1
-4
/
+4
2020-12-17
hw/riscv: Use the CPU to determine if 32-bit
Alistair Francis
1
-21
/
+10
2020-12-17
hw/riscv: boot: Remove compile time XLEN checks
Alistair Francis
1
-25
/
+30
2020-12-17
hw/riscv: Expand the is 32-bit check to support more CPUs
Alistair Francis
1
-1
/
+11
2020-12-10
vl: extract softmmu/datadir.c
Paolo Bonzini
1
-0
/
+1
2020-12-10
riscv: do not use ram_size global
Paolo Bonzini
1
-2
/
+3
2020-10-22
hw/riscv: Load the kernel after the firmware
Alistair Francis
1
-5
/
+14
2020-10-22
hw/riscv: Add a riscv_is_32_bit() function
Alistair Francis
1
-0
/
+9
2020-10-22
hw/riscv: Return the end address of the loaded firmware
Alistair Francis
1
-11
/
+17
2020-09-25
load_elf: Remove unused address variables from callers
BALATON Zoltan
1
-4
/
+4
2020-07-13
RISC-V: Support 64 bit start address
Atish Patra
1
-1
/
+5
2020-07-13
riscv: Add opensbi firmware dynamic support
Atish Patra
1
-4
/
+38
2020-07-13
RISC-V: Copy the fdt in dram instead of ROM
Atish Patra
1
-15
/
+38
2020-07-13
riscv: Unify Qemu's reset vector code path
Atish Patra
1
-0
/
+46
2020-06-03
riscv: Change the default behavior if no -bios option is specified
Bin Meng
1
-27
/
+4
2020-06-03
riscv: Suppress the error report for QEMU testing with riscv_find_firmware()
Bin Meng
1
-3
/
+11
2020-04-29
hw/riscv: Add optional symbol callback ptr to riscv_load_firmware()
Anup Patel
1
-5
/
+8
2020-01-29
hw/core/loader: Let load_elf() populate a field with CPU-specific flags
Aleksandar Markovic
1
-2
/
+2
2019-11-25
hw/riscv: Add optional symbol callback ptr to riscv_load_kernel()
Zhuang, Siwei (Data61, Kensington NSW)
1
-3
/
+4
2019-10-28
riscv/boot: Fix possible memory leak
Alistair Francis
1
-7
/
+4
2019-09-17
riscv: Resolve full path of the given bios image
Bin Meng
1
-3
/
+3
2019-09-17
riscv: Add a helper routine for finding firmware
Bin Meng
1
-7
/
+15
[next]