aboutsummaryrefslogtreecommitdiff
path: root/hw/ppc/pnv.c
AgeCommit message (Expand)AuthorFilesLines
2019-08-16Include hw/hw.h exactly where neededMarkus Armbruster1-1/+0
2019-08-16Include sysemu/reset.h a lot lessMarkus Armbruster1-0/+1
2019-07-05hw/ppc: Replace global smp variables with machine smp propertiesLike Xu1-2/+4
2019-07-05machine: Refactor smp-related call chains to pass MachineStateLike Xu1-2/+1
2019-07-02ppc/pnv: remove xscom_base field from PnvChipCédric Le Goater1-10/+0
2019-07-02ppc/pnv: fix XSCOM MMIO base address for P9 machines with multiple chipsCédric Le Goater1-8/+16
2019-06-12Merge remote-tracking branch 'remotes/dgibson/tags/ppc-for-4.1-20190612' into...Peter Maydell1-0/+2
2019-06-12Include qemu-common.h exactly where neededMarkus Armbruster1-0/+1
2019-06-12ppc/pnv: activate the "dumpdtb" option on the powernv machineCédric Le Goater1-0/+2
2019-05-29ppc/pnv: introduce new skiboot platform propertiesCédric Le Goater1-3/+10
2019-05-24hw/ppc/pnv: Use object_initialize_child for correct reference countingPhilippe Mathieu-Daudé1-8/+4
2019-03-19ppc/pnv: Use local_err variable in pnv_chip_power9_intc_create()Greg Kurz1-1/+1
2019-03-12ppc/pnv: add a "ibm,opal/power-mgt" device tree node on POWER9Cédric Le Goater1-0/+15
2019-03-12ppc/pnv: POWER9 XSCOM quad supportCédric Le Goater1-1/+37
2019-03-12ppc/pnv: add a OCC model for POWER9Cédric Le Goater1-0/+13
2019-03-12ppc/pnv: add a OCC model classCédric Le Goater1-1/+1
2019-03-12ppc/pnv: add a LPC Controller model for POWER9Cédric Le Goater1-1/+21
2019-03-12ppc/pnv: add a 'dt_isa_nodename' to the chipCédric Le Goater1-13/+5
2019-03-12ppc/pnv: add a LPC Controller class modelCédric Le Goater1-1/+1
2019-03-12ppc/pnv: add a PSI bridge model for POWER9Cédric Le Goater1-0/+18
2019-03-12ppc/pnv: add a PSI bridge class modelCédric Le Goater1-2/+4
2019-03-12ppc/pnv: introduce a new pic_print_info() operation to the chip modelCédric Le Goater1-3/+24
2019-03-12ppc/pnv: introduce a new dt_populate() operation to the chip modelCédric Le Goater1-2/+25
2019-03-12ppc/pnv: add a XIVE interrupt controller model for POWER9Cédric Le Goater1-1/+43
2019-03-12ppc/pnv: change the CPU machine_data presenter type to Object *Cédric Le Goater1-3/+3
2019-03-12ppc: externalize ppc_get_vcpu_by_pir()Cédric Le Goater1-16/+0
2019-02-26ppc/pnv: use IEC binary prefixes to represent sizesMurilo Opsfelder Araujo1-2/+2
2019-02-26ppc/pnv: add INITRD_MAX_SIZE constantMurilo Opsfelder Araujo1-1/+2
2019-02-26ppc/pnv: increase kernel size limit to 256MiBMurilo Opsfelder Araujo1-1/+2
2019-02-26hw/ppc: Use object_initialize_child for correct reference countingThomas Huth1-6/+6
2019-02-04ppc/pnv: introduce a CPU machine_dataCédric Le Goater1-3/+4
2019-01-09ppc: replace the 'Object *intc' by a 'ICPState *icp' pointer under the CPUCédric Le Goater1-3/+3
2019-01-09spapr: modify the prototype of the cpu_intc_create() methodCédric Le Goater1-7/+16
2018-07-02hw: Directly use "qemu/units.h" instead of "qemu/cutils.h"Philippe Mathieu-Daudé1-1/+1
2018-07-02hw: Use IEC binary prefix definitions from "qemu/units.h"Philippe Mathieu-Daudé1-2/+2
2018-06-21ppc/pnv: consolidate the creation of the ISA bus device treeCédric Le Goater1-28/+23
2018-06-21ppc/pnv: introduce Pnv8Chip and Pnv9Chip modelsCédric Le Goater1-102/+179
2018-06-21ppc/pnv: introduce a new isa_create() operation to the chip modelCédric Le Goater1-15/+19
2018-06-21ppc/pnv: introduce a new intc_create() operation to the chip modelCédric Le Goater1-2/+19
2018-06-16ppc/pnv: introduce a pnv_chip_core_realize() routineCédric Le Goater1-10/+22
2018-06-16pnv_core: Allocate cpu thread objects individuallyDavid Gibson1-2/+2
2018-04-27target/ppc: Fold slb_nr into PPCHash64OptionsDavid Gibson1-1/+1
2018-04-27target/ppc: Move 1T segment and AMR options to PPCHash64OptionsDavid Gibson1-1/+2
2018-04-27target/ppc: Pass cpu instead of env to ppc_create_page_sizes_prop()David Gibson1-2/+2
2018-04-26serial-isa: Use MAX_ISA_SERIAL_PORTS instead of MAX_SERIAL_PORTSPeter Maydell1-1/+1
2018-01-17ppc/pnv: change initrd addressCédric Le Goater1-1/+1
2018-01-17ppc/pnv: fix XSCOM core addressing on POWER9Cédric Le Goater1-7/+8
2018-01-17ppc/pnv: change core mask for POWER9Cédric Le Goater1-2/+2
2018-01-17ppc/pnv: use POWER9 DD2 processorCédric Le Goater1-1/+1
2018-01-10ppc/pnv: change powernv_ prefix to pnv_ for overall naming consistencyCédric Le Goater1-49/+45
generated by cgit v1.1 at 2025-01-02 16:30:51 +0000