index
:
riscv-gnu-toolchain/qemu.git
block
master
stable-0.10
stable-0.11
stable-0.12
stable-0.13
stable-0.14
stable-0.15
stable-1.0
stable-1.1
stable-1.2
stable-1.3
stable-1.4
stable-1.5
stable-1.6
stable-1.7
stable-2.0
stable-2.1
stable-2.10
stable-2.11
stable-2.12
stable-2.2
stable-2.3
stable-2.4
stable-2.5
stable-2.6
stable-2.7
stable-2.8
stable-2.9
stable-3.0
stable-3.1
stable-4.0
stable-4.1
stable-4.2
stable-5.0
stable-6.0
stable-6.1
stable-7.2
stable-8.0
stable-8.1
stable-8.2
stable-9.0
stable-9.1
stable-9.2
staging
staging-7.2
staging-8.0
staging-8.1
staging-8.2
staging-9.0
staging-9.1
staging-9.2
Unnamed repository; edit this file 'description' to name the repository.
root
about
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
hw
/
openrisc
Age
Commit message (
Expand
)
Author
Files
Lines
2022-10-27
openrisc: re-randomize rng-seed on reboot
Jason A. Donenfeld
1
-0
/
+3
2022-09-04
hw/openrisc: virt: pass random seed to fdt
Jason A. Donenfeld
1
-0
/
+6
2022-09-04
hw/openrisc: Initialize timer time at startup
Stafford Horne
1
-1
/
+21
2022-09-04
hw/openrisc: Add PCI bus support to virt
Stafford Horne
2
-6
/
+157
2022-09-04
hw/openrisc: Add the OpenRISC virtual machine
Stafford Horne
3
-0
/
+427
2022-09-04
hw/openrisc: Split re-usable boot time apis out to boot.c
Stafford Horne
3
-100
/
+123
2022-05-15
hw/openrisc: use right OMPIC size variable
Jason A. Donenfeld
1
-2
/
+2
2022-05-15
hw/openrisc: support 4 serial ports in or1ksim
Jason A. Donenfeld
1
-6
/
+16
2022-05-04
hw/openrisc: page-align FDT address
Jason A. Donenfeld
1
-1
/
+1
2022-02-26
hw/openrisc/openrisc_sim: Add support for initrd loading
Stafford Horne
1
-0
/
+31
2022-02-26
hw/openrisc/openrisc_sim: Add automatic device tree generation
Stafford Horne
2
-16
/
+175
2022-02-25
hw/openrisc/openrisc_sim: Increase max_cpus to 4
Stafford Horne
1
-3
/
+5
2022-02-25
hw/openrisc/openrisc_sim: Use IRQ splitter when connecting UART
Stafford Horne
1
-8
/
+24
2022-02-25
hw/openrisc/openrisc_sim: Parameterize initialization
Stafford Horne
1
-8
/
+34
2022-02-25
hw/openrisc/openrisc_sim: Create machine state for or1ksim
Stafford Horne
1
-2
/
+28
2021-05-02
Do not include exec/address-spaces.h if it's not really necessary
Thomas Huth
1
-1
/
+0
2020-12-15
target/openrisc: Move pic_cpu code into CPU object proper
Peter Maydell
3
-64
/
+2
2020-12-15
hw/openrisc/openrisc_sim: Abstract out "get IRQ x of CPU y"
Peter Maydell
1
-17
/
+21
2020-12-15
hw/openrisc/openrisc_sim: Use IRQ splitter when connecting IRQ to multiple CPUs
Peter Maydell
2
-2
/
+12
2020-08-21
meson: convert hw/arch*
Marc-André Lureau
2
-2
/
+5
2020-06-15
sysbus: Convert to sysbus_realize() etc. with Coccinelle
Markus Armbruster
1
-2
/
+2
2020-06-15
qdev: Convert uses of qdev_create() with Coccinelle
Markus Armbruster
1
-4
/
+4
2020-06-10
hw/openrisc/openrisc_sim: Add assertion to silence GCC warning
Philippe Mathieu-Daudé
1
-0
/
+1
2020-02-28
hw: Make MachineClass::is_default a boolean type
Philippe Mathieu-Daudé
1
-1
/
+1
2020-01-29
hw/core/loader: Let load_elf() populate a field with CPU-specific flags
Aleksandar Markovic
1
-1
/
+1
2019-08-16
Include hw/qdev-properties.h less
Markus Armbruster
1
-0
/
+1
2019-08-16
Include hw/hw.h exactly where needed
Markus Armbruster
3
-3
/
+0
2019-08-16
Include migration/vmstate.h less
Markus Armbruster
1
-0
/
+1
2019-08-16
Include hw/irq.h a lot less
Markus Armbruster
2
-0
/
+2
2019-08-16
Include sysemu/reset.h a lot less
Markus Armbruster
1
-0
/
+1
2019-07-05
hw: Replace global smp variables with MachineState for all remaining archs
Like Xu
1
-0
/
+1
2019-06-12
Include qemu-common.h exactly where needed
Markus Armbruster
1
-1
/
+0
2019-05-08
target/openrisc: Fix LGPL information in the file headers
Thomas Huth
3
-3
/
+3
2019-03-07
or1k-softmmu.mak: express dependencies with Kconfig
Paolo Bonzini
1
-0
/
+3
2019-03-07
kconfig: introduce kconfig files
Paolo Bonzini
1
-0
/
+2
2019-02-05
hw/openrisc/Makefile.objs: Create CONFIG_* for openrisc
Yang Zhong
1
-1
/
+1
2019-02-05
elf: Add optional function ptr to load_elf() to parse ELF notes
Liam Merwick
1
-1
/
+1
2018-04-26
Change references to serial_hds[] to serial_hd()
Peter Maydell
1
-1
/
+1
2018-02-06
hw/openrisc: Replace fprintf(stderr, "*\n" with error_report()
Alistair Francis
1
-2
/
+2
2017-10-27
openrisc: use generic cpu_model parsing
Igor Mammedov
1
-6
/
+2
2017-10-21
openrisc: Only kick cpu on timeout, not on update
Stafford Horne
1
-1
/
+1
2017-10-21
openrisc: Initial SMP support
Stafford Horne
1
-23
/
+65
2017-10-21
openrisc/cputimer: Perparation for Multicore
Stafford Horne
1
-15
/
+47
2017-09-19
cpu: make cpu_generic_init() abort QEMU on error
Igor Mammedov
1
-4
/
+0
2017-09-01
openrisc: replace cpu_openrisc_init() with cpu_generic_init()
Igor Mammedov
1
-1
/
+1
2017-07-14
hw: Use new memory_region_init_{ram, rom, rom_device}() functions
Peter Maydell
1
-2
/
+1
2017-07-14
memory: Rename memory_region_init_ram() to memory_region_init_ram_nomigrate()
Peter Maydell
1
-1
/
+1
2017-05-04
target/openrisc: Support non-busy idle state using PMR SPR
Stafford Horne
1
-0
/
+1
2017-02-14
target/openrisc: Rename the cpu from or32 to or1k
Richard Henderson
1
-2
/
+2
2016-03-22
hw: explicitly include qemu-common.h and cpu.h
Paolo Bonzini
1
-0
/
+2
[next]