| Age | Commit message (Expand) | Author | Files | Lines |
|---|---|---|---|---|
| 2009-01-08 | target-mips: CP0 Random register improvements | aurel32 | 1 | -3/+8 |
| 2008-09-14 | MIPS: remove empty cpu_mips_irqctrl_init() | aurel32 | 1 | -4/+0 |
| 2008-06-29 | Add instruction counter. | pbrook | 1 | -0/+5 |
| 2008-04-11 | Optimize MIPS timer read/write functions | aurel32 | 1 | -31/+25 |
| 2007-11-17 | Break up vl.h. | pbrook | 1 | -1/+3 |
| 2007-09-25 | Timer start/stop implementation, by Aurelien Jarno. | ths | 1 | -5/+24 |
| 2007-09-06 | Partial support for 34K multithreading, not functional yet. | ths | 1 | -1/+1 |
| 2007-04-17 | Choose number of TLBs at runtime, by Herve Poussineau. | ths | 1 | -1/+1 |
| 2007-04-07 | Unify IRQ handling. | pbrook | 1 | -2/+2 |
| 2007-04-05 | Fix disabling of the Cause register for R2. | ths | 1 | -11/+11 |
| 2007-03-18 | Fix BD flag handling, cause register contents, implement some more bits | ths | 1 | -0/+7 |
| 2007-01-24 | Reworking MIPS interrupt handling, by Aurelien Jarno. | ths | 1 | -4/+2 |
| 2006-12-06 | Move the MIPS CPU timer in a seperate file, by Alec Voropay. | ths | 1 | -0/+85 |
 |
index : riscv-gnu-toolchain/qemu.git | |
| Unnamed repository; edit this file 'description' to name the repository. | root |
| aboutsummaryrefslogtreecommitdiff |