aboutsummaryrefslogtreecommitdiff
path: root/hw/intc
AgeCommit message (Expand)AuthorFilesLines
2021-10-22hw/intc: sifive_plic: Cleanup the irq_request functionAlistair Francis1-6/+4
2021-10-22hw/intc: sifive_plic: Cleanup the realize functionAlistair Francis1-21/+24
2021-10-22hw/intc: sifive_plic: Move the propertiesAlistair Francis1-15/+15
2021-10-22hw/intc: Remove the Ibex PLICAlistair Francis2-308/+0
2021-10-21spapr/xive: Use xive_esb_rw() to trigger interruptsCédric Le Goater1-3/+1
2021-10-21spapr/xive: Add source status helpersCédric Le Goater3-12/+8
2021-09-30Merge remote-tracking branch 'remotes/bonzini-gitlab/tags/for-upstream' into ...Peter Maydell1-0/+1
2021-09-30memory: Name all the memory listenersPeter Xu1-0/+1
2021-09-30spapr/xive: Fix kvm_xive_source_reset trace eventCédric Le Goater1-2/+2
2021-09-30hw/intc: openpic: Clean up the stylesBin Meng1-21/+34
2021-09-30hw/intc: openpic: Drop Raven related codesBin Meng1-27/+1
2021-09-30hw/intc: openpic: Correct the reset value of IPIDR for FSL chipsetBin Meng1-0/+9
2021-09-29ppc/xive: Export xive_tctx_word2() helperCédric Le Goater1-5/+0
2021-09-29ppc/xive: Export priority_to_ipb() helperCédric Le Goater1-15/+6
2021-09-21Merge remote-tracking branch 'remotes/alistair23/tags/pull-riscv-to-apply-202...Richard Henderson6-307/+491
2021-09-21hw/intc: Upgrade the SiFive CLINT implementation to RISC-V ACLINTAnup Patel1-114/+259
2021-09-21hw/intc: Rename sifive_clint sources to riscv_aclint sourcesAnup Patel3-3/+3
2021-09-21hw/intc: sifive_plic: Convert the PLIC to use RISC-V CPU GPIO linesAlistair Francis1-7/+23
2021-09-21hw/intc: ibex_plic: Convert the PLIC to use RISC-V CPU GPIO linesAlistair Francis1-11/+6
2021-09-21hw/intc: sifive_clint: Use RISC-V CPU GPIO linesAlistair Francis1-20/+48
2021-09-20hw/intc: Set GIC maintenance interrupt level to only 0 or 1Shashi Mallela1-2/+3
2021-09-13hw/intc: GICv3 redistributor ITS processingShashi Mallela6-2/+193
2021-09-13hw/intc: GICv3 ITS Feature enablementShashi Mallela4-4/+27
2021-09-13hw/intc: GICv3 ITS Command processingShashi Mallela2-1/+376
2021-09-13hw/intc: GICv3 ITS command queue frameworkShashi Mallela2-0/+359
2021-09-13hw/intc: GICv3 ITS register definitions addedShashi Mallela2-0/+405
2021-09-13hw/intc: GICv3 ITS initial frameworkShashi Mallela5-13/+334
2021-09-01arm: Move system PPB container handling to armv7mPeter Maydell1-141/+4
2021-09-01arm: Move systick device creation from NVIC to ARMv7M objectPeter Maydell1-73/+0
2021-09-01arm: Move M-profile RAS register block into its own devicePeter Maydell1-56/+0
2021-09-01hw/intc/arm_gicv3: Replace mis-used MEMTX_* constants by booleansPhilippe Mathieu-Daudé1-95/+106
2021-09-01hw/intc/arm_gicv3_dist: Rename 64-bit accessors with 'q' suffixPhilippe Mathieu-Daudé1-6/+6
2021-09-01hw/intc/sifive_clint: Fix muldiv64 overflow in sifive_clint_write_timecmp()David Hoppenbrouwers1-2/+23
2021-08-27ppc/xive: Export xive_presenter_notify()Cédric Le Goater1-4/+4
2021-08-27ppc/xive: Export PQ get/set routinesCédric Le Goater2-7/+7
2021-08-27xive: Remove extra '0x' prefix in trace eventsCédric Le Goater1-5/+5
2021-07-27hw/intc/armv7m_nvic: for v8.1M VECTPENDING hides S exceptions from NSPeter Maydell1-7/+24
2021-07-27hw/intc/armv7m_nvic: Correct size of ICSR.VECTPENDINGPeter Maydell1-1/+1
2021-07-27hw/intc/armv7m_nvic: ISCR.ISRPENDING is set for non-enabled pending interruptsPeter Maydell1-5/+4
2021-07-12Merge remote-tracking branch 'remotes/cohuck-gitlab/tags/s390x-20210708' into...Peter Maydell1-1/+1
2021-07-09hw/intc: Improve formatting of MEMTX_ERROR guest error messageRebecca Cran1-2/+2
2021-07-09hw/intc/arm_gicv3_cpuif: Fix virtual irq number check in icv_[dir|eoir]_writeRicardo Koller1-2/+2
2021-07-07target/s390x: move kvm files into kvm/Cho, Yu-Chen1-1/+1
2021-06-15hw/intc/armv7m_nvic: Remove stale commentPeter Maydell1-6/+0
2021-06-15hw/intc/arm_gicv3_cpuif: Tolerate spurious EOIR writesJean-Philippe Brucker1-1/+4
2021-06-05misc: Correct relative include pathPhilippe Mathieu-Daudé1-1/+1
2021-06-02docs: fix references to docs/devel/tracing.rstStefano Garzarella1-1/+1
2021-05-25hw/intc/arm_gicv3_cpuif: Fix EOIR write access check logicPeter Maydell1-16/+32
2021-05-13Merge remote-tracking branch 'remotes/armbru/tags/pull-misc-2021-05-12' into ...Peter Maydell4-353/+0
2021-05-12Drop the deprecated unicore32 targetMarkus Armbruster2-148/+0