index
:
riscv-gnu-toolchain/qemu.git
block
master
stable-0.10
stable-0.11
stable-0.12
stable-0.13
stable-0.14
stable-0.15
stable-1.0
stable-1.1
stable-1.2
stable-1.3
stable-1.4
stable-1.5
stable-1.6
stable-1.7
stable-2.0
stable-2.1
stable-2.10
stable-2.11
stable-2.12
stable-2.2
stable-2.3
stable-2.4
stable-2.5
stable-2.6
stable-2.7
stable-2.8
stable-2.9
stable-3.0
stable-3.1
stable-4.0
stable-4.1
stable-4.2
stable-5.0
stable-6.0
stable-6.1
stable-7.2
stable-8.0
stable-8.1
stable-8.2
stable-9.0
staging
staging-7.2
staging-8.0
staging-8.1
staging-8.2
staging-9.0
Unnamed repository; edit this file 'description' to name the repository.
root
about
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
hw
/
intc
Age
Commit message (
Expand
)
Author
Files
Lines
2023-03-22
*: Add missing includes of qemu/error-report.h
Richard Henderson
1
-0
/
+1
2023-03-15
hw/intc/ioapic: Update KVM routes before redelivering IRQ, on RTE update
David Woodhouse
1
-2
/
+1
2023-03-08
hw/intc/i8259: Implement legacy LTIM Edge/Level Bank Select
David Woodhouse
2
-7
/
+27
2023-03-08
hw/mips: Declare all length properties as unsigned
Philippe Mathieu-Daudé
1
-2
/
+2
2023-03-05
hw: intc: Use cpu_by_arch_id to fetch CPU state
Mayuresh Chitale
3
-13
/
+13
2023-02-27
hw/intc/i8259: Document i8259_init()
Philippe Mathieu-Daudé
1
-2
/
+2
2023-02-27
hw: Move ioapic*.h to intc/
Bernhard Beschow
4
-5
/
+123
2023-02-27
hw/intc/armv7m_nvic: Use QOM cast CPU() macro
Philippe Mathieu-Daudé
1
-3
/
+3
2023-02-27
target/arm: Wrap arm_rebuild_hflags calls with tcg_enabled
Fabiano Rosas
1
-7
/
+13
2023-02-16
target/arm: Store CPUARMState::nvic as NVICState*
Philippe Mathieu-Daudé
1
-25
/
+13
2023-02-03
target/arm: Mark up sysregs for HFGRTR bits 36..63
Peter Maydell
1
-0
/
+2
2023-02-03
hvf: arm: Add support for GICv3
Alexander Graf
1
-1
/
+15
2023-01-20
Merge tag 'pull-include-2023-01-20' of https://repo.or.cz/qemu/armbru into st...
Peter Maydell
2
-0
/
+2
2023-01-20
include/hw/ppc: Split pnv_chip.h off pnv.h
Markus Armbruster
2
-0
/
+2
2023-01-19
Merge tag 'trivial-branch-for-8.0-pull-request' of https://gitlab.com/laurent...
Peter Maydell
1
-6
/
+6
2023-01-18
bulk: Rename TARGET_FMT_plx -> HWADDR_FMT_plx
Philippe Mathieu-Daudé
4
-20
/
+20
2023-01-16
hw/intc: Mark more interrupt-controller files as target independent
Thomas Huth
1
-4
/
+4
2023-01-16
hw/intc: Move some files out of the target-specific source set
Philippe Mathieu-Daudé
1
-2
/
+2
2023-01-16
Merge tag 'mips-20230113' of https://github.com/philmd/qemu into staging
Peter Maydell
6
-40
/
+68
2023-01-13
hw/intc: Extract the IRQ counting functions into a separate file
Thomas Huth
5
-33
/
+64
2023-01-13
hw/intc/i8259: Make using the isa_pic singleton more type-safe
Bernhard Beschow
1
-7
/
+4
2023-01-12
hw/intc/xilinx_intc: Use 'XpsIntc' typedef instead of 'struct xlx_pic'
Philippe Mathieu-Daudé
1
-15
/
+13
2023-01-12
hw/intc/omap_intc: Use CamelCase for TYPE_OMAP_INTC type name
Philippe Mathieu-Daudé
1
-19
/
+19
2023-01-12
hw/arm/omap: Drop useless casts from void * to pointer
Philippe Mathieu-Daudé
1
-6
/
+6
2023-01-07
Merge tag 'pull-loongarch-20230106' of https://gitlab.com/gaosong/qemu into s...
Peter Maydell
2
-7
/
+57
2023-01-06
hw/intc/loongarch_pch: Change default irq number of pch irq controller
Tianrui Zhao
1
-1
/
+2
2023-01-06
hw/intc/loongarch_pch_pic: add irq number property
Tianrui Zhao
1
-4
/
+30
2023-01-06
hw/intc/loongarch_pch_msi: add irq number property
Tianrui Zhao
1
-3
/
+26
2023-01-06
hw/intc: sifive_plic: Fix the pending register range check
Bin Meng
1
-2
/
+3
2023-01-06
hw/intc: sifive_plic: Change "priority-base" to start from interrupt source 0
Bin Meng
1
-2
/
+3
2023-01-06
hw/intc: sifive_plic: Update "num-sources" property default value
Bin Meng
1
-1
/
+7
2023-01-06
hw/intc: sifive_plic: Use error_setg() to propagate the error up via errp in ...
Bin Meng
1
-3
/
+4
2023-01-06
hw/intc: sifive_plic: Improve robustness of the PLIC config parser
Bin Meng
1
-8
/
+16
2023-01-06
hw/intc: sifive_plic: Drop PLICMode_H
Bin Meng
1
-1
/
+0
2023-01-06
hw/intc: Select MSI_NONBROKEN in RISC-V AIA interrupt controllers
Bin Meng
1
-0
/
+2
2023-01-06
hw/riscv: Select MSI_NONBROKEN in SIFIVE_PLIC
Bin Meng
1
-0
/
+1
2023-01-06
hw/intc: sifive_plic: fix out-of-bound access of source_priority array
Jim Shu
1
-1
/
+11
2023-01-06
hw/intc: sifive_plic: Renumber the S irqs for numa support
Frédéric Pétrot
1
-2
/
+2
2022-12-16
hw/intc/xics: Convert TYPE_ICS to 3-phase reset
Peter Maydell
1
-4
/
+5
2022-12-16
hw/intc/xics: Reset TYPE_ICS objects with device_cold_reset()
Peter Maydell
1
-1
/
+1
2022-12-15
hw/intc: Convert TYPE_KVM_ARM_ITS to 3-phase reset
Peter Maydell
1
-5
/
+9
2022-12-15
hw/intc: Convert TYPE_ARM_GICV3_ITS to 3-phase reset
Peter Maydell
1
-5
/
+9
2022-12-15
hw/intc: Convert TYPE_ARM_GICV3_ITS_COMMON to 3-phase reset
Peter Maydell
1
-3
/
+4
2022-12-15
hw/intc: Convert TYPE_KVM_ARM_GICV3 to 3-phase reset
Peter Maydell
1
-5
/
+9
2022-12-15
hw/intc: Convert TYPE_ARM_GICV3_COMMON to 3-phase reset
Peter Maydell
1
-3
/
+4
2022-12-15
hw/intc: Convert TYPE_ARM_GIC_KVM to 3-phase reset
Peter Maydell
1
-5
/
+9
2022-12-15
hw/intc: Convert TYPE_ARM_GIC_COMMON to 3-phase reset
Peter Maydell
1
-3
/
+4
2022-12-15
hw/intc/arm_gicv3: Fix GICD_TYPER ITLinesNumber advertisement
Luke Starrett
1
-2
/
+2
2022-11-21
hw/intc: add implementation of GICD_IIDR to Arm GIC
Alex Bennée
1
-1
/
+11
2022-11-21
hw/intc: clean-up access to GIC multi-byte registers
Alex Bennée
1
-6
/
+10
[next]