aboutsummaryrefslogtreecommitdiff
path: root/hw/intc/arm_gicv3_cpuif.c
AgeCommit message (Expand)AuthorFilesLines
2022-06-08Fix 'writeable' typosPeter Maydell1-1/+1
2022-05-19hw/intc/arm_gicv3: Provide ich_num_aprs()Peter Maydell1-6/+10
2022-05-19hw/intc/arm_gicv3: Use correct number of priority bits for the CPUPeter Maydell1-4/+11
2022-05-19hw/intc/arm_gicv3: Support configurable number of physical priority bitsPeter Maydell1-54/+128
2022-05-19hw/intc/arm_gicv3: report correct PRIbits field in ICV_CTLR_EL1Peter Maydell1-1/+1
2022-05-19hw/intc/arm_gicv3_cpuif: Handle CPUs that don't specify GICv3 parametersPeter Maydell1-5/+13
2022-05-05target/arm: Replace sentinels with ARRAY_SIZE in cpregs.hRichard Henderson1-5/+0
2022-05-05target/arm: Split out cpregs.hRichard Henderson1-0/+1
2022-04-22hw/intc/arm_gicv3: Update ID and feature registers for GICv4Peter Maydell1-1/+5
2022-04-22hw/intc/arm_gicv3_cpuif: Don't recalculate maintenance irq unnecessarilyPeter Maydell1-5/+5
2022-04-22hw/intc/arm_gicv3_cpuif: Support vLPIsPeter Maydell1-5/+114
2022-04-22hw/intc/arm_gicv3_cpuif: Split "update vIRQ/vFIQ" from gicv3_cpuif_virt_update()Peter Maydell1-24/+40
2022-03-07hw/intc/arm_gicv3_cpuif: Fix register names in ICV_HPPIR read trace eventPeter Maydell1-1/+2
2021-12-15hw/intc/arm_gicv3: Extract gicv3_set_gicv3state from arm_gicv3_cpuif.cPhilippe Mathieu-Daudé1-9/+1
2021-12-07gicv3: fix ICH_MISR's LRENP computationDamien Hedde1-1/+2
2021-11-29hw/intc/arm_gicv3: fix handling of LPIs in list registersPeter Maydell1-3/+2
2021-11-26hw/intc/arm_gicv3: Add new gicv3_intid_is_special() functionPeter Maydell1-2/+2
2021-09-20hw/intc: Set GIC maintenance interrupt level to only 0 or 1Shashi Mallela1-2/+3
2021-09-13hw/intc: GICv3 redistributor ITS processingShashi Mallela1-2/+5
2021-07-09hw/intc/arm_gicv3_cpuif: Fix virtual irq number check in icv_[dir|eoir]_writeRicardo Koller1-2/+2
2021-06-15hw/intc/arm_gicv3_cpuif: Tolerate spurious EOIR writesJean-Philippe Brucker1-1/+4
2021-05-25hw/intc/arm_gicv3_cpuif: Fix EOIR write access check logicPeter Maydell1-16/+32
2020-11-02hw/intc/arm_gicv3_cpuif: Make GIC maintenance interrupts workPeter Maydell1-3/+2
2020-01-17arm/gicv3: update virtual irq state after IAR register readJeff Kubascik1-0/+3
2019-08-16Include hw/irq.h a lot lessMarkus Armbruster1-0/+1
2019-05-23hw/intc/arm_gicv3: Fix writes to ICC_CTLR_EL3Peter Maydell1-2/+2
2019-05-23hw/intc/arm_gicv3: Fix write of ICH_VMCR_EL2.{VBPR0, VBPR1}Peter Maydell1-1/+1
2018-12-13target/arm: Introduce arm_hcr_el2_effRichard Henderson1-10/+11
2018-08-14target/arm: Provide accessor functions for HCR_EL2.{IMO, FMO, AMO}Peter Maydell1-9/+10
2018-07-24hw/intc/arm_gicv3: Check correct HCR_EL2 bit when routing IRQPeter Maydell1-1/+1
2018-05-31hw/intc/arm_gicv3: Fix APxR<n> register dispatchingJan Kiszka1-6/+6
2018-04-26target/arm: Fetch GICv3 state directly from CPUARMStateAaron Lindsay1-8/+2
2018-03-23hw/intc/arm_gicv3: Fix secure-GIC NS ICC_PMR and ICC_RPR accessesPeter Maydell1-3/+3
2017-06-07arm_gicv3: Fix ICC_BPR1 reset value when EL3 not implementedPeter Maydell1-5/+1
2017-06-02hw/intc/arm_gicv3_cpuif: Fix priority masking for NS BPR1Peter Maydell1-4/+38
2017-06-02hw/intc/arm_gicv3_cpuif: Don't let BPR be set below its minimumPeter Maydell1-0/+6
2017-06-02hw/intc/arm_gicv3_cpuif: Fix reset value for VMCR_EL2.VBPR1Peter Maydell1-1/+1
2017-02-28target-arm: Add GICv3CPUState in CPUARMState structVijaya Kumar K1-0/+8
2017-02-24tcg: drop global lock during TCG code executionJan Kiszka1-0/+3
2017-01-27arm_gicv3: Fix broken logic in ELRSR calculationPeter Maydell1-1/+1
2017-01-20hw/intc/arm_gicv3: Implement EL2 traps for CPU i/f regsPeter Maydell1-10/+60
2017-01-20hw/intc/arm_gicv3: Implement gicv3_cpuif_virt_update()Peter Maydell1-0/+49
2017-01-20hw/intc/arm_gicv3: Implement ICV_ registers EOIR and IARPeter Maydell1-0/+220
2017-01-20hw/intc/arm_gicv3: Implement ICV_ HPPIR, DIR and RPR registersPeter Maydell1-3/+232
2017-01-20hw/intc/arm_gicv3: Implement ICV_ registers which are just accessorsPeter Maydell1-0/+239
2017-01-20hw/intc/arm_gicv3: Add accessors for ICH_ system registersPeter Maydell1-0/+477
2017-01-20hw/intc/gicv3: Add data fields for virtualization supportPeter Maydell1-0/+13
2016-12-27hw/intc/arm_gicv3: Remove incorrect usage of fieldoffsetPeter Maydell1-7/+6
2016-10-17hw/intc/arm_gicv3: Fix ICC register tracepointsPeter Maydell1-8/+15
2016-06-27hw/intc/arm_gicv3: Add missing breakShannon Zhao1-0/+2
generated by cgit v1.1 at 2024-09-28 23:39:49 +0000