aboutsummaryrefslogtreecommitdiff
path: root/hw/arm
AgeCommit message (Expand)AuthorFilesLines
2015-05-29hw/arm/virt: Enable dynamic generation of ACPI v5.1 tablesShannon Zhao1-0/+19
2015-05-29hw/arm/virt-acpi-build: Add PCIe controller in ACPI DSDT tableShannon Zhao1-0/+154
2015-05-29hw/arm/virt-acpi-build: Generate MCFG tableShannon Zhao1-0/+23
2015-05-29hw/arm/virt-acpi-build: Generate RSDP tableShannon Zhao1-1/+34
2015-05-29hw/arm/virt-acpi-build: Generate RSDT tableShannon Zhao1-0/+3
2015-05-29hw/arm/virt-acpi-build: Generate GTDT tableShannon Zhao2-4/+33
2015-05-29hw/arm/virt-acpi-build: Generate MADT tableShannon Zhao1-0/+57
2015-05-29hw/arm/virt-acpi-build: Generate FADT table and update ACPI headersShannon Zhao1-0/+31
2015-05-29hw/arm/virt-acpi-build: Generation of DSDT table for virt devicesShannon Zhao1-0/+132
2015-05-29hw/arm/virt-acpi-build: Basic framework for building ACPI tables on ARMShannon Zhao2-0/+183
2015-05-29hw/arm/virt: Record PCIe ranges in MemMapEntry arrayShannon Zhao1-24/+13
2015-05-29hw/arm/virt: Move common definitions to virt.hShannon Zhao1-20/+1
2015-05-18arm: xlnx-ep108: Add bootloadingPeter Crosthwaite1-0/+9
2015-05-18arm: xlnx-ep108: Add external RAMPeter Crosthwaite1-0/+20
2015-05-18arm: Add xlnx-ep108 machinePeter Crosthwaite2-1/+54
2015-05-18arm: xlnx-zynqmp: Add UART supportPeter Crosthwaite1-0/+24
2015-05-18arm: xlnx-zynqmp: Add GEM supportPeter Crosthwaite1-0/+35
2015-05-18arm: xlnx-zynqmp: Connect CPU Timers to GICPeter Crosthwaite1-0/+17
2015-05-18arm: xlnx-zynqmp: Add GICPeter Crosthwaite1-0/+59
2015-05-18arm: Introduce Xilinx ZynqMP SoCPeter Crosthwaite2-0/+77
2015-05-12hw/arm/highbank.c: Wire FIQ between CPU <> GICPeter Maydell1-0/+3
2015-05-12hw/arm/vexpress.c: Wire FIQ between CPU <> GICFabian Aggeler1-0/+2
2015-05-12hw/arm/virt.c: Wire FIQ between CPU <> GICGreg Bellows1-0/+2
2015-04-28Convert ffs() != 0 callers to ctz32()Stefan Hajnoczi1-4/+2
2015-04-28Convert (ffs(val) - 1) to ctz32(val)Stefan Hajnoczi2-3/+3
2015-04-28hw/arm/nseries: convert ffs(3) to ctz32()Stefan Hajnoczi1-1/+4
2015-04-26target-arm: rename c1_coproc to cpacr_el1Sergey Fedorov1-1/+1
2015-04-26Switch non-CPU callers from ld/st*_phys to address_space_ld/st*Peter Maydell2-5/+13
2015-04-08arm: memory: Replace memory_region_init_ram with memory_region_allocate_syste...Dirk Müller13-37/+30
2015-04-02Merge remote-tracking branch 'remotes/armbru/tags/pull-hw-2015-04-02' into st...Peter Maydell2-0/+5
2015-04-02sysbus: Make devices picking up backends unavailable with -deviceMarkus Armbruster1-0/+2
2015-04-02hw: Mark device misusing nd_table[] FIXMEMarkus Armbruster1-0/+1
2015-04-02hw: Mark devices picking up char backends actively FIXMEMarkus Armbruster1-0/+1
2015-04-02hw: Mark devices picking up block backends actively FIXMEMarkus Armbruster1-0/+1
2015-04-02hw/arm/vexpress: Don't double-free flash filenamePeter Maydell1-1/+0
2015-04-02hw/arm/virt: Fix corruption due to double freeShannon Zhao1-1/+0
2015-04-01hw/arm/virt: Fix memory leak reported by CoverityStefan Weil1-1/+8
2015-04-01hw/arm/vexpress: Fix memory leak reported by CoverityStefan Weil1-2/+9
2015-04-01hw/arm/highbank: Fix resource leak and wrong image loadingStefan Weil1-2/+1
2015-03-19error: Replace error_report() & error_free() with error_report_err()zhanghailiang1-1/+1
2015-03-19arm: fix memory leakGonglei4-2/+6
2015-03-19arm/nseries: Fix warnings from SparseStefan Weil1-2/+2
2015-03-19omap: Fix warnings from SparseStefan Weil2-25/+52
2015-03-11integrator/cp: Implement CARDIN and WPROT signalsJan Kiszka1-6/+56
2015-03-11integrator/cp: Model CP control registers as sysbus deviceJan Kiszka1-8/+27
2015-03-11netduino2: Add the Netduino 2 MachineAlistair Francis2-0/+58
2015-03-11stm32f205: Add the stm32f205 SoCAlistair Francis2-0/+161
2015-03-11hw/arm/virt: fix cmdline parsing bug with CPU options and smp > 1Ard Biesheuvel1-1/+3
2015-03-10Merge remote-tracking branch 'remotes/bonzini/tags/for-upstream' into stagingPeter Maydell2-6/+6
2015-03-10hw: Propagate errors through qdev_prop_set_drive()Markus Armbruster2-6/+6
generated by cgit v1.1 at 2024-12-28 11:24:08 +0000