index
:
riscv-gnu-toolchain/qemu.git
block
master
stable-0.10
stable-0.11
stable-0.12
stable-0.13
stable-0.14
stable-0.15
stable-1.0
stable-1.1
stable-1.2
stable-1.3
stable-1.4
stable-1.5
stable-1.6
stable-1.7
stable-2.0
stable-2.1
stable-2.10
stable-2.11
stable-2.12
stable-2.2
stable-2.3
stable-2.4
stable-2.5
stable-2.6
stable-2.7
stable-2.8
stable-2.9
stable-3.0
stable-3.1
stable-4.0
stable-4.1
stable-4.2
stable-5.0
stable-6.0
stable-6.1
stable-7.2
stable-8.0
stable-8.1
stable-8.2
stable-9.0
stable-9.1
stable-9.2
staging
staging-7.2
staging-8.0
staging-8.1
staging-8.2
staging-9.0
staging-9.1
staging-9.2
Unnamed repository; edit this file 'description' to name the repository.
root
about
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
fpu
/
softfloat-macros.h
Age
Commit message (
Expand
)
Author
Files
Lines
2016-02-19
fpu: Use plain 'int' rather than 'int_fast16_t' for exponents
Peter Maydell
1
-1
/
+1
2016-02-19
fpu: Use plain 'int' rather than 'int_fast16_t' for shift counts
Peter Maydell
1
-8
/
+8
2016-01-22
fpu: Replace int8 typedef with int8_t
Peter Maydell
1
-13
/
+13
2015-01-29
softfloat: Clarify license status
Peter Maydell
1
-1
/
+47
2015-01-29
softfloat: Apply patch corresponding to rebasing to softfloat-2a
Peter Maydell
1
-20
/
+18
2014-06-23
fpu: softfloat: drop INLINE macro
Luiz Capitulino
1
-19
/
+19
2013-06-10
softfloat: Fix shift128Right for shift counts 64..127
Peter Maydell
1
-1
/
+1
2012-04-28
softfloat: Replace int16 type with int_fast16_t
Andreas Färber
1
-9
/
+9
2011-04-17
softfloat: use GCC builtins to count the leading zeros
Aurelien Jarno
1
-2
/
+27
2011-03-21
softfloat: Drop [s]bits{8, 16, 32, 64} types in favor of [u]int{8, 16, 32, 64}_t
Andreas Färber
1
-91
/
+91
2011-03-21
softfloat: Prepend QEMU-style header with derivation notice
Andreas Färber
1
-0
/
+5
2009-04-13
Fix OpenSolaris gcc4 warnings: iovec type mismatches, missing 'static'
blueswir1
1
-2
/
+2
2008-12-13
Remove unnecessary trailing newlines
blueswir1
1
-1
/
+0
2005-03-13
soft float support
bellard
1
-0
/
+720