aboutsummaryrefslogtreecommitdiff
path: root/accel
AgeCommit message (Expand)AuthorFilesLines
2023-07-15accel/tcg: Always lock pages before translationRichard Henderson5-134/+237
2023-07-15accel/tcg: Return bool from page_check_rangeRichard Henderson2-13/+13
2023-07-15accel/tcg: Accept more page flags in page_check_rangeRichard Henderson1-2/+2
2023-07-15accel/tcg: Introduce page_find_range_emptyRichard Henderson1-0/+41
2023-07-15accel/tcg: Introduce page_check_range_emptyRichard Henderson1-0/+7
2023-07-15accel/tcg: Split out cpu_exec_longjmp_cleanupRichard Henderson1-24/+19
2023-07-03plugins: force slow path when plugins instrument memory opsAlex Bennée2-9/+40
2023-07-01accel/tcg: Assert one page in tb_invalidate_phys_page_range__lockedMark Cave-Ayland1-0/+3
2023-07-01accel/tcg: Fix start page passed to tb_invalidate_phys_page_range__lockedMark Cave-Ayland1-4/+6
2023-06-28exec/memory: Add symbol for the min value of memory listener priorityIsaku Yamahata1-0/+1
2023-06-28exec/memory: Add symbol for memory listener priority for device backendIsaku Yamahata1-1/+1
2023-06-28exec/memory: Add symbolic value for memory listener priority for accelIsaku Yamahata2-2/+2
2023-06-28accel/kvm: Declare kvm_direct_msi_allowed in stubsPhilippe Mathieu-Daudé1-0/+1
2023-06-28accel: Rename HVF 'struct hvf_vcpu_state' -> AccelCPUStatePhilippe Mathieu-Daudé1-9/+10
2023-06-28accel: Remove unused hThread variable on TCG/WHPXPhilippe Mathieu-Daudé2-7/+0
2023-06-26accel/tcg: Move TLB_WATCHPOINT to TLB_SLOW_FLAGS_MASKRichard Henderson1-4/+14
2023-06-26accel/tcg: Store some tlb flags in CPUTLBEntryFullRichard Henderson1-39/+57
2023-06-26accel/tcg: Remove check_tcg_memory_orders_compatibleRichard Henderson1-27/+8
2023-06-26tcg: Add host memory barriers to cpu_ldst.h interfacesRichard Henderson3-0/+54
2023-06-26accel/tcg: remove CONFIG_PROFILERFei Wu3-74/+0
2023-06-26accel/tcg: Replace target_ulong with vaddr in translator_*()Anton Johansson1-5/+5
2023-06-26accel/tcg: Replace target_ulong with vaddr in *_mmu_lookup()Anton Johansson2-6/+6
2023-06-26accel: Replace target_ulong with vaddr in probe_*()Anton Johansson3-12/+12
2023-06-26accel/tcg: Widen pc to vaddr in CPUJumpCacheAnton Johansson3-8/+8
2023-06-26accel/tcg/cpu-exec.c: Widen pc to vaddrAnton Johansson1-17/+17
2023-06-26accel/tcg/cputlb.c: Widen addr in MMULookupPageDataAnton Johansson1-15/+15
2023-06-26accel/tcg/cputlb.c: Widen CPUTLBEntry access functionsAnton Johansson1-4/+4
2023-06-26target: Widen pc/cs_base in cpu_get_tb_cpu_stateAnton Johansson2-4/+8
2023-06-26accel/tcg/translate-all.c: Widen pc and cs_baseAnton Johansson2-8/+8
2023-06-26accel: Replace target_ulong in tlb_*()Anton Johansson3-92/+89
2023-06-26kvm: reuse per-vcpu stats fd to avoid vcpu interruptionMarcelo Tosatti1-15/+15
2023-06-20accel/tcg/cpu-exec: Use generic 'helper-proto-common.h' headerPhilippe Mathieu-Daudé1-1/+1
2023-06-20meson: Replace softmmu_ss -> system_ssPhilippe Mathieu-Daudé1-2/+2
2023-06-20meson: Replace CONFIG_SOFTMMU -> CONFIG_SYSTEM_ONLYPhilippe Mathieu-Daudé3-5/+5
2023-06-20accel/tcg: Check for USER_ONLY definition instead of SOFTMMU onePhilippe Mathieu-Daudé2-5/+5
2023-06-20accel/tcg: Handle MO_ATOM_WITHIN16 in do_st16_leNRichard Henderson1-0/+1
2023-06-14Merge tag 'pull-riscv-to-apply-20230614' of https://github.com/alistair23/qem...Richard Henderson1-0/+3
2023-06-13accel/hvf: Report HV_DENIED errorAntonio Caggiano1-0/+6
2023-06-13util/log: Add vector registers to logIvan Klokov1-0/+3
2023-06-06Merge tag 'pull-target-arm-20230606' of https://git.linaro.org/people/pmaydel...Richard Henderson2-0/+142
2023-06-06accel/tcg: Fix undefined shift in store_whole_le16Richard Henderson1-1/+3
2023-06-06hvf: add guest debugging handlers for Apple Silicon hostsFrancesco Cagnin2-0/+16
2023-06-06hvf: add breakpoint handlersFrancesco Cagnin2-0/+126
2023-06-06atomics: eliminate mb_read/mb_setPaolo Bonzini3-4/+4
2023-06-05accel/tcg: Unmap perf_markerIlya Leoshkevich1-2/+9
2023-06-05plugins: Move plugin_insn_append to translator.cRichard Henderson1-0/+21
2023-06-05tcg: Remove target-specific headers from tcg.[ch]Richard Henderson1-0/+1
2023-06-05accel/tcg: Tidy includes for translator.[ch]Richard Henderson1-5/+3
2023-06-05accel/tcg: Move translator_fake_ldb out of lineRichard Henderson1-0/+5
2023-06-05accel/tcg: Introduce translator_io_startRichard Henderson1-2/+25