index
:
riscv-gnu-toolchain/qemu.git
block
master
stable-0.10
stable-0.11
stable-0.12
stable-0.13
stable-0.14
stable-0.15
stable-1.0
stable-1.1
stable-1.2
stable-1.3
stable-1.4
stable-1.5
stable-1.6
stable-1.7
stable-2.0
stable-2.1
stable-2.10
stable-2.11
stable-2.12
stable-2.2
stable-2.3
stable-2.4
stable-2.5
stable-2.6
stable-2.7
stable-2.8
stable-2.9
stable-3.0
stable-3.1
stable-4.0
stable-4.1
stable-4.2
stable-5.0
stable-6.0
stable-6.1
stable-7.2
stable-8.0
stable-8.1
stable-8.2
stable-9.0
stable-9.1
stable-9.2
staging
staging-7.2
staging-8.0
staging-8.1
staging-8.2
staging-9.0
staging-9.1
staging-9.2
Unnamed repository; edit this file 'description' to name the repository.
root
about
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
accel
/
tcg
Age
Commit message (
Expand
)
Author
Files
Lines
2019-01-11
build-sys: don't include windows.h, osdep.h does it
Marc-André Lureau
1
-4
/
+0
2018-12-26
tcg: Add RISC-V cpu signal handler
Alistair Francis
1
-0
/
+75
2018-10-31
cputlb: Remove tlb_c.pending_flushes
Richard Henderson
1
-14
/
+2
2018-10-31
cputlb: Filter flushes on already clean tlbs
Richard Henderson
1
-10
/
+25
2018-10-31
cputlb: Count "partial" and "elided" tlb flushes
Richard Henderson
2
-7
/
+19
2018-10-31
cputlb: Merge tlb_flush_page into tlb_flush_page_by_mmuidx
Richard Henderson
1
-46
/
+12
2018-10-31
cputlb: Merge tlb_flush_nocheck into tlb_flush_by_mmuidx_async_work
Richard Henderson
1
-72
/
+21
2018-10-31
cputlb: Move env->vtlb_index to env->tlb_d.vindex
Richard Henderson
1
-3
/
+2
2018-10-31
cputlb: Split large page tracking per mmu_idx
Richard Henderson
1
-77
/
+61
2018-10-31
cputlb: Move cpu->pending_tlb_flush to env->tlb_c.pending_flush
Richard Henderson
1
-12
/
+23
2018-10-31
cputlb: Remove tcg_enabled hack from tlb_flush_nocheck
Richard Henderson
1
-7
/
+0
2018-10-31
cputlb: Move tlb_lock to CPUTLBCommon
Richard Henderson
1
-24
/
+24
2018-10-18
cputlb: read CPUTLBEntry.addr_write atomically
Emilio G. Cota
2
-12
/
+19
2018-10-18
tcg: Split CONFIG_ATOMIC128
Richard Henderson
3
-7
/
+21
2018-10-18
tcg: Add tlb_index and tlb_entry helpers
Richard Henderson
2
-63
/
+61
2018-10-18
cputlb: serialize tlb updates with env->tlb_lock
Emilio G. Cota
1
-71
/
+84
2018-10-18
cputlb: fix assert_cpu_is_self macro
Emilio G. Cota
1
-2
/
+2
2018-10-18
exec: introduce tlb_init
Emilio G. Cota
1
-0
/
+4
2018-10-18
tcg: access cpu->icount_decr.u16.high with atomics
Emilio G. Cota
2
-2
/
+2
2018-10-18
tcg: Implement CPU_LOG_TB_NOCHAIN during expansion
Richard Henderson
1
-1
/
+1
2018-10-02
accel/tcg: Remove dead code
Thomas Huth
1
-9
/
+0
2018-10-02
translator: fix breakpoint processing
Pavel Dovgalyuk
1
-2
/
+6
2018-09-26
qht: drop ht argument from qht iterators
Emilio G. Cota
1
-4
/
+2
2018-08-14
accel/tcg: Check whether TLB entry is RAM consistently with how we set it up
Peter Maydell
1
-21
/
+8
2018-08-14
accel/tcg: Return -1 for execution from MMIO regions in get_page_addr_code()
Peter Maydell
1
-85
/
+10
2018-08-14
accel/tcg: tb_gen_code(): Create single-insn TB for execution from non-RAM
Peter Maydell
1
-1
/
+18
2018-08-14
accel/tcg: Handle get_page_addr_code() returning -1 in tb_check_watchpoint()
Peter Maydell
1
-1
/
+3
2018-08-14
accel/tcg: Handle get_page_addr_code() returning -1 in hashtable lookups
Peter Maydell
1
-0
/
+3
2018-08-14
accel/tcg: Pass read access type through to io_readx()
Peter Maydell
2
-6
/
+10
2018-07-17
Merge remote-tracking branch 'remotes/bonzini/tags/for-upstream' into staging
Peter Maydell
1
-1
/
+1
2018-07-16
accel/tcg: Assert that tlb fill gave us a valid TLB entry
Peter Maydell
1
-2
/
+2
2018-07-16
accel/tcg: Use correct test when looking in victim TLB for code
Peter Maydell
1
-1
/
+1
2018-07-16
accel: Fix typo and grammar in comment
Stefan Weil
1
-1
/
+1
2018-07-09
translate-all: honour CF_NOCACHE in tb_gen_code
Emilio G. Cota
1
-15
/
+19
2018-07-02
accel/tcg: Avoid caching overwritten tlb entries
Richard Henderson
1
-26
/
+35
2018-07-02
accel/tcg: Don't treat invalid TLB entries as needing recheck
Peter Maydell
1
-1
/
+2
2018-07-02
accel/tcg: Correct "is this a TLB miss" check in get_page_addr_code()
Peter Maydell
1
-2
/
+1
2018-07-02
tcg: Define and use new tlb_hit() and tlb_hit_page() functions
Peter Maydell
2
-20
/
+11
2018-07-02
translate-all: fix locking of TBs whose two pages share the same physical page
Emilio G. Cota
1
-7
/
+25
2018-06-29
Merge remote-tracking branch 'remotes/bonzini/tags/for-upstream' into staging
Peter Maydell
3
-23
/
+9
2018-06-29
i386/cpu: make -cpu host support monitor/mwait
Michael S. Tsirkin
1
-0
/
+3
2018-06-28
move public invalidate APIs out of translate-all.{c,h}, clean up
Paolo Bonzini
2
-23
/
+6
2018-06-28
Merge remote-tracking branch 'remotes/stefanha/tags/block-pull-request' into ...
Peter Maydell
1
-1
/
+1
2018-06-27
compiler: add a sizeof_field() macro
Stefan Hajnoczi
1
-1
/
+1
2018-06-27
trace: enable tracing of TCG atomics
Emilio G. Cota
1
-6
/
+81
2018-06-26
tcg: Support MMU protection regions smaller than TARGET_PAGE_SIZE
Peter Maydell
2
-28
/
+125
2018-06-15
tcg: remove tb_lock
Emilio G. Cota
3
-119
/
+50
2018-06-15
translate-all: remove tb_lock mention from cpu_restore_state_from_tb
Emilio G. Cota
1
-1
/
+0
2018-06-15
cputlb: remove tb_lock from tlb_flush functions
Emilio G. Cota
1
-8
/
+0
2018-06-15
translate-all: protect TB jumps with a per-destination-TB lock
Emilio G. Cota
2
-61
/
+98
[next]