aboutsummaryrefslogtreecommitdiff
path: root/accel/tcg
AgeCommit message (Expand)AuthorFilesLines
2021-06-13tcg: Move tcg_init_ctx and tcg_ctx from accel/tcg/Richard Henderson1-3/+0
2021-06-11accel/tcg: Pass down max_cpus to tcg_initRichard Henderson1-1/+9
2021-06-11accel/tcg: Use MiB in tcg_init_machineRichard Henderson1-1/+2
2021-06-11accel/tcg: Merge tcg_exec_init into tcg_init_machineRichard Henderson3-20/+19
2021-06-11tcg: Create tcg_initRichard Henderson1-2/+1
2021-06-11accel/tcg: Rename tcg_init to tcg_init_machineRichard Henderson1-2/+2
2021-06-11accel/tcg: Move alloc_code_gen_buffer to tcg/region.cRichard Henderson1-413/+1
2021-06-11accel/tcg: Inline cpu_gen_initRichard Henderson1-6/+1
2021-06-11tcg: Re-order tcg_region_init vs tcg_prologue_initRichard Henderson2-11/+3
2021-06-02docs: fix references to docs/devel/tracing.rstStefano Garzarella1-1/+1
2021-05-26accel/tcg: Keep TranslationBlock headers local to TCGPhilippe Mathieu-Daudé7-7/+166
2021-05-26accel/tcg: Reduce 'exec/tb-context.h' inclusionPhilippe Mathieu-Daudé2-0/+2
2021-05-25accel/tlb: Rename tlb_flush_[page_bits > range]_by_mmuidx_async_[2 > 1]Richard Henderson1-6/+6
2021-05-25accel/tcg: Rename tlb_flush_page_bits -> range]_by_mmuidx_async_0Richard Henderson1-6/+5
2021-05-25accel/tlb: Add tlb_flush_range_by_mmuidx_all_cpus_synced()Richard Henderson1-7/+20
2021-05-25accel/tcg: Add tlb_flush_range_by_mmuidx_all_cpus()Richard Henderson1-7/+17
2021-05-25accel/tcg: Add tlb_flush_range_by_mmuidx()Richard Henderson1-5/+15
2021-05-25accel/tcg: Remove {encode,decode}_pbm_to_runonRichard Henderson1-66/+20
2021-05-25accel/tlb: Rename TLBFlushPageBitsByMMUIdxData -> TLBFlushRangeDataRichard Henderson1-12/+12
2021-05-25accel/tcg: Pass length argument to tlb_flush_range_locked()Richard Henderson1-15/+33
2021-05-25accel/tcg: Replace g_new() + memcpy() by g_memdup()Richard Henderson1-11/+4
2021-05-20accel/tcg: Assert that tb->size != 0 after translationIlya Leoshkevich1-0/+1
2021-05-18Merge remote-tracking branch 'remotes/rth-gitlab/tags/pull-tcg-20210516' into...Peter Maydell1-2/+9
2021-05-16accel/tcg: Align data dumped at end of TBPhilippe Mathieu-Daudé1-2/+9
2021-05-16accel/tcg: Use add/sub overflow routines in tcg-runtime-gvec.cRichard Henderson1-20/+16
2021-05-02Do not include exec/address-spaces.h if it's not really necessaryThomas Huth1-1/+0
2021-05-02Do not include cpu.h if it's not really necessaryThomas Huth7-7/+0
2021-05-02Do not include hw/boards.h if it's not really necessaryThomas Huth3-3/+0
2021-05-02Do not include sysemu/sysemu.h if it's not really necessaryThomas Huth1-1/+0
2021-04-17accel/tcg: avoid re-translating one-shot instructionsAlex Bennée1-1/+1
2021-04-12accel/tcg: Preserve PAGE_ANON when changing page permissionsRichard Henderson1-2/+7
2021-03-10Merge remote-tracking branch 'remotes/thuth-gitlab/tags/pull-request-2021-03-...Peter Maydell1-1/+0
2021-03-09qtest: delete superfluous inclusions of qtest.hChen Qun1-1/+0
2021-03-06accel/tcg: Precompute curr_cflags into cpu->tcg_cflagsRichard Henderson6-10/+11
2021-03-06accel/tcg: drop the use of CF_HASH_MASK and rename paramsAlex Bennée3-12/+14
2021-03-06accel/tcg: move CF_CLUSTER calculation to curr_cflagsAlex Bennée3-9/+8
2021-03-06accel/tcg: rename tb_lookup__cpu_state and hoist state extractionAlex Bennée2-3/+11
2021-02-18accel/tcg: allow plugin instrumentation to be disable via cflagsAlex Bennée3-11/+15
2021-02-18accel/tcg: remove CF_NOCACHE and special casesAlex Bennée1-36/+15
2021-02-18accel/tcg: re-factor non-RAM execution codeAlex Bennée1-15/+15
2021-02-18accel/tcg: cache single instruction TB on pending replay exceptionAlex Bennée1-40/+4
2021-02-18accel/tcg: actually cache our partial icount TBAlex Bennée1-8/+9
2021-02-18target/sh4: Create superh_io_recompile_replay_branchRichard Henderson1-12/+0
2021-02-18target/mips: Create mips_io_recompile_replay_branchRichard Henderson1-10/+2
2021-02-18accel/tcg: Create io_recompile_replay_branch hookRichard Henderson1-4/+13
2021-02-18accel/tcg/plugin-gen: fix the call signature for inline callbacksAlex Bennée1-21/+11
2021-02-16exec: Rename guest_{addr,range}_valid to *_untaggedRichard Henderson1-1/+2
2021-02-16exec: Use cpu_untagged_addr in g2h; split out g2h_untaggedRichard Henderson2-26/+26
2021-02-16tcg: Introduce target-specific page data for user-onlyRichard Henderson1-0/+28
2021-02-11accel/tcg: Add URL of clang bug to comment about our workaroundPeter Maydell1-6/+19
generated by cgit v1.1 at 2024-12-29 12:14:52 +0000